to XC3000A without modification.

# XC3000 <br> Logic Cell Array Family 

Product Specification

## Features

- Industry-leading FPGA family with five device types
- Logic densities from 1,000 to 6,000 gates
- Up to 144 user-definable I/Os
- Guaranteed 70 - to $125-\mathrm{MHz}$ toggle rates, 9 to 5.5 ns logic delays
- Advanced CMOS static memory technology
- Low quiescent and active power consumption
- XC3000-specific features
- Ultra-low current option in Power-Down mode
- 4-mA output sink and source current
- Broad range of package options includes plastic and ceramic quad flat packs, plastic leaded chip carriers and pin grid arrays
- 100\% bitstream compatible with the XC3100 family
- Commercial, industrial, military, "high rel", and MIL-STD-883 Class B grade devices
- Easy migration to XC3300 series of HardWire maskprogrammed devices for high-volume production


## Description

XC3000 is the original family of devices in the XC3000 class of Field Programmable Gate Array (FPGA) architectures. The XC3000 family has a proven track record in addressing a wide range of design applications, including general logic replacement and sub-systems integration. For a thorough description of the XC3000 architecture see the preceding pages of this data book.

The XC3000 Family covers a range of nominal device densities from 2,000 to 9,000 gates, practically achievable densities from 1,000 to 6,000 gates. Device speeds, described in terms of maximum guaranteed toggle frequencies, range from 70 to 125 MHz . The performance of a completed design depends upon placement and routing implementation, so, like with any gate array, the final verification of device utilization and performance can only be known after the design has been placed and routed.

| Device | CLBs | Array | User I/Os <br> Max | Flip-Flops | Horizontal <br> Longlines | Configuration <br> Data Bits |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| XC3020 | 64 | $8 \times 8$ | 64 | 256 | 16 | 14,779 |
| XC3030 | 100 | $10 \times 10$ | 80 | 360 | 20 | 22,176 |
| XC3042 | 144 | $12 \times 12$ | 96 | 480 | 24 | 30,784 |
| XC3064 | 224 | $16 \times 14$ | 120 | 688 | 32 | 46,064 |
| XC3090 | 320 | $16 \times 20$ | 144 | 928 | 40 | 64,160 |

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

## Absolute Maximum Ratings

| Symbol | Description |  | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage relative to GND | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input voltage with respect to GND | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{TS}}$ | Voltage applied to 3-state output | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~T}_{\mathrm{STG}}$ | Storage temperature (ambient) | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOL }}$ | Maximum soldering temperature (10 s @ 1/16 in.) | +260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature plastic | +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Junction temperature ceramic | +150 | ${ }^{\circ} \mathrm{C}$ |

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

## Operating Conditions

| Symbol | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage relative to GND Commercial $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ junction | 4.75 | 5.25 | V |
|  | Supply voltage relative to GND Industrial $-40^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ junction | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IHT}}$ | High-level input voltage - TTL configuration | 2.0 | $\mathrm{V}_{\text {cc }}$ | V |
| $\mathrm{V}_{\text {ILT }}$ | Low-level input voltage - TTL configuration | 0 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IHC}}$ | High-level input voltage - CMOS configuration | 70\% | 100\% | $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{V}_{\text {ILC }}$ | Low-level input voltage - CMOS configuration | 0 | 20\% | $\mathrm{V}_{\text {cc }}$ |
| $\mathrm{T}_{\text {IN }}$ | Input signal transition time |  | 250 | ns |

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by $0.3 \%$ per ${ }^{\circ} \mathrm{C}$.

## DC Characteristics Over Operating Conditions

| Symbol | Description |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage ( $\mathrm{l}_{\mathrm{OH}}=-4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \mathrm{min}$ ) | Commercial | 3.86 |  | V |
| VoL | Low-level output voltage ( $\mathrm{l}_{\mathrm{OL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \mathrm{min}$ ) |  |  | 0.40 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage ( $\mathrm{l}_{\mathrm{OH}}=-4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \mathrm{min}$ ) | Industrial | 3.76 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage ( $\mathrm{l}_{\mathrm{LL}}=4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \mathrm{min}$ ) |  |  | 0.40 | V |
| $\mathrm{V}_{\text {CCPD }}$ | Power-down supply voltage (PWRDWN must be Low) |  | 2.30 |  | V |
| ICCPD | Power-down supply current ( $\left.\mathrm{V}_{\text {CC(MAX }} @ \mathrm{~T}_{\text {MAX }}\right)^{1}$ | XC3020 |  | 50 | $\mu \mathrm{A}$ |
|  |  | XC3030 |  | 80 | $\mu \mathrm{A}$ |
|  |  | XC3042 |  | 120 | $\mu \mathrm{A}$ |
|  |  | XC3064 |  | 170 | $\mu \mathrm{A}$ |
|  |  | XC3090 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cco}}$ | Quiescent LCA supply current in addition to $\mathrm{I}_{\mathrm{CCPD}}{ }^{2}$ Chip thresholds programmed as CMOS levels |  |  | 500 | $\mu \mathrm{A}$ |
|  | Chip thresholds programmed as TTL levels |  |  | 10 | mA |
| $1 / L$ | Input Leakage Current |  | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance, all packages except PGA175 (sample tested) <br> All Pins except XTL1 and XTL2 <br> XTL1 and XTL2 |  |  | $\begin{aligned} & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
|  | Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2 |  |  | $\begin{aligned} & 15 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| $\mathrm{I}_{\text {RIN }}$ | Pad pull-up (when selected) @ $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ (sample tested) |  | 0.02 | 0.17 | mA |
| $\mathrm{I}_{\text {RLL }}$ | Horizontal Longline pull-up (when selected) @ logic Low |  |  | 3.4 | mA |

Note: 1. Devices with much lower $\mathrm{I}_{\mathrm{CCPD}}$ tested and guaranteed at $\mathrm{V}_{\mathrm{CC}}=3.2 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$ can be ordered with a Special Product Code.

$$
\begin{aligned}
& \text { XC3020 SPC0107: } \mathrm{I}_{\mathrm{CCPD}}=1 \mu \mathrm{~A} \\
& \text { XC3030 SPC0107: } \\
& \text { XC3042 SPC0107: } \mathrm{I}_{\mathrm{CCPD}}=3 \mu \mathrm{~A} \\
& \text { XC3064 SPC0107: } \\
& \text { XCCPD }=4 \mu \mathrm{~A} \\
& \text { XC30 SPC0107: } \mathrm{I}_{\mathrm{CCPD}}=5 \mu \mathrm{~A}
\end{aligned}
$$

2. With no output current loads, no active input or Longline pull-up resistors, all package pins at $\mathrm{V}_{\mathrm{CC}}$ or GND, and the LCA configured with a MakeBits tie option.

## CLB Switching Characteristic Guidelines



## Buffer (Internal) Switching Characteristic Guidelines

| Speed Grade |  | -70 | -100 | -125 | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol | Max | Max | Max |  |
| Global and Alternate Clock Distribution* <br> Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input <br> Or: Fast (CMOS only) input pad through clock buffer to any CLB or IOB clock input | $\begin{aligned} & \mathrm{T}_{\mathrm{PID}} \\ & \mathrm{~T}_{\mathrm{PIDC}} \end{aligned}$ | 8.0 6.5 | 7.5 6.0 | $\begin{aligned} & 7.0 \\ & 5.7 \end{aligned}$ | ns |
| TBUF driving a Horizontal Longline (L.L.)* I to L.L. while T is Low (buffer active) $T \downarrow$ to L.L. active and valid with single pull-up resistor $\mathrm{T} \downarrow$ to L.L. active and valid with pair of pull-up resistors $\mathrm{T} \uparrow$ to L.L. High with single pull-up resistor $\mathrm{T} \uparrow$ to L.L. High with pair of pull-up resistors | $\mathrm{T}_{10}$ <br> Ton <br> Ton <br> $\mathrm{T}_{\text {Pus }}$ <br> $\mathrm{T}_{\text {PUF }}$ | $\begin{array}{r} 5.0 \\ 11.0 \\ 12.0 \\ 24.0 \\ 17.0 \end{array}$ | $\begin{array}{r} 4.7 \\ 10.0 \\ 11.0 \\ 22.0 \\ 15.0 \end{array}$ | $\begin{array}{r} 4.5 \\ 9.0 \\ 10.0 \\ 17.0 \\ 12.0 \end{array}$ | ns ns ns ns ns |
| BIDI <br> Bidirectional buffer delay | $\mathrm{T}_{\text {BIDI }}$ | 2.0 | 1.8 | 1.7 | ns |

[^0]
## CLB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100\% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

| Speed Grade |  |  | -70 |  | -100 |  | -125 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description |  | ymbol | Min | Max | Min | Max | Min | Max |  |
| Combinatorial Delay Logic Variables A, B, C, D, E, to outputs X or Y | 1 | TILO |  | 9.0 |  | 7.0 |  | 5.5 | ns |
| Sequential delay <br> Clock $k$ to outputs $X$ or $Y$ <br> Clock $k$ to outputs $X$ or $Y$ when $Q$ is returned through function generators F or G to drive X or Y | 8 | $\begin{aligned} & \mathrm{T}_{\mathrm{CKO}} \\ & \mathrm{~T}_{\mathrm{QLO}} \end{aligned}$ |  | $\begin{array}{r} 6.0 \\ 13.0 \end{array}$ |  | $\begin{array}{r} 5.0 \\ 10.0 \end{array}$ |  | $\begin{aligned} & 4.5 \\ & 8.0 \end{aligned}$ | ns ns |
| Set-up time before clock K  <br> Logic Variables A, B, C, D, E <br> Data In DI <br> Enable Clock EC <br> Reset Direct inactive RD | $\begin{aligned} & 2 \\ & 4 \\ & 6 \end{aligned}$ | Tick T ${ }_{\text {DICK }}$ $\mathrm{T}_{\text {ECCK }}$ | $\begin{aligned} & 8.0 \\ & 5.0 \\ & 7.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 4.0 \\ & 5.0 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & 5.5 \\ & 3.0 \\ & 4.5 \\ & 1.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Hold Time after clock K  <br> Logic Variables A, B, C, D, E <br> Data In DI <br> Enable Clock EC | $\begin{aligned} & 3 \\ & 5 \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\text {CKI }} \\ & \mathrm{T}_{\text {CKDI }} \\ & \mathrm{T}_{\text {CKEC }} \end{aligned}$ | $\begin{aligned} & 0 \\ & 4.0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 2.0 \\ & 0 \end{aligned}$ |  | 0 1.5 0 |  | ns ns ns |
| Clock <br> Clock High time <br> Clock Low time Max flip-flop toggle rate | $\begin{aligned} & 11 \\ & 12 \end{aligned}$ | $\mathrm{T}_{\mathrm{CH}}$ <br> TCL <br> $\mathrm{F}_{\text {CLK }}$ | $\begin{array}{\|c} 5.0 \\ 5.0 \\ 70 \end{array}$ |  | $\begin{gathered} 4.0 \\ 4.0 \\ 100 \end{gathered}$ |  | $\begin{array}{r} 3.0 \\ 3.0 \\ 125 \end{array}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \mathrm{MHz} \end{gathered}$ |
| Reset Direct (RD) <br> RD width delay from rd to outputs X or Y | $\begin{array}{\|r} 13 \\ 9 \end{array}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{RPW}} \\ & \mathrm{~T}_{\mathrm{RIO}} \end{aligned}$ | 8.0 | 8.0 | 7.0 | 7.0 | 6.0 | 6.0 | ns |
| Global Reset (RESET Pad)* <br> RESET width (Low) <br> delay from RESET pad to outputs $X$ or $Y$ |  | $\begin{aligned} & \mathrm{T}_{\mathrm{MRW}} \\ & \mathrm{~T}_{\mathrm{MRQ}} \end{aligned}$ | 25.0 | 23.0 | 21.0 | 19.0 | 20.0 | 17.0 | ns |

*Timing is based on the XC3042, for other devices see XACT timing calculator.
Note: The CLB K to Q output delay ( $\mathrm{T}_{\mathrm{CKO}}, \# 8$ ) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data $\ln$ hold time requirement $\left(T_{C K D I}, \# 5\right)$ of any CLB on the same die.

## IOB Switching Characteristic Guidelines



## IOB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100\% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

|  | Speed Grade |  | -70 |  | -100 |  | -125 |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Description | Symbol |  | Min | Max | Min | Max | Min | Max |  |
| Propagation Delays (Input) <br> Pad to Direct In (I) <br> Pad to Registered In (Q) with latch transparent Clock (IK) to Registered In (Q) | $\begin{aligned} & 3 \\ & 4 \end{aligned}$ | $\mathrm{T}_{\text {PID }}$ <br> TPTG <br> $\mathrm{T}_{\text {IKRI }}$ |  | $\begin{gathered} 6 \\ 21 \\ 5.5 \end{gathered}$ |  | $\begin{gathered} 4 \\ 17 \\ 4 \end{gathered}$ |  | $\begin{gathered} 3 \\ 16 \\ 3 \end{gathered}$ | ns ns ns |
| Set-up Time (Input) Pad to Clock (IK) set-up time | 1 | T PICK | 20 |  | 17 |  | 16 |  | ns |
| Propagation Delays (Output) <br> Clock (OK) to Pad (fast) <br> same (slew rate limited) <br> Output (O) to Pad (fast) <br> same (slew-rate limited) <br> 3 -state to Pad begin hi-Z (fast) <br> same <br> (slew-rate limited) <br> 3-state to Pad active and valid (fast) <br> same <br> (slew -rate limited) | $\begin{gathered} 7 \\ 7 \\ 10 \\ 10 \\ 9 \\ 9 \\ 8 \\ 8 \end{gathered}$ | TokPO <br> TokPO <br> TopF <br> Tops <br> $\mathrm{T}_{\text {TSHZ }}$ <br> TTSHZ <br> TTSON <br> $\mathrm{T}_{\text {TSON }}$ |  | $\begin{gathered} 13 \\ 33 \\ 9 \\ 29 \\ 8 \\ 28 \\ 14 \\ 34 \end{gathered}$ |  | $\begin{gathered} 10 \\ 27 \\ 6 \\ 23 \\ 8 \\ 25 \\ 12 \\ 29 \end{gathered}$ |  | $\begin{gathered} 9 \\ 24 \\ 5 \\ 20 \\ 7 \\ 24 \\ 11 \\ 27 \end{gathered}$ | ns ns ns ns ns ns ns ns |
| Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time Output (O) to clock (OK) hold time | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\text {Oок }} \\ & \mathrm{T}_{\text {OKO }} \end{aligned}$ | $\begin{array}{r} 10 \\ 0 \end{array}$ |  | $\begin{aligned} & 9 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 0 \end{aligned}$ |  | ns ns |
| Clock <br> Clock High time Clock Low time Max. flip-flop toggle rate | $\begin{aligned} & 11 \\ & 12 \end{aligned}$ | $\mathrm{T}_{\mathrm{IOH}}$ <br> TIOL <br> $\mathrm{F}_{\text {CLK }}$ | 5 5 70 |  | $\begin{gathered} 4 \\ 4 \\ 100 \end{gathered}$ |  | $\begin{gathered} 3 \\ 3 \\ 125 \end{gathered}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \mathrm{MHz} \end{gathered}$ |
| Global Reset Delays (based on XC3042) <br> RESET Pad to Registered In (Q) RESET Pad to output pad (fast) (slew-rate limited) | $\begin{aligned} & 13 \\ & 15 \\ & 15 \end{aligned}$ | $\mathrm{T}_{\text {RRI }}$ <br> $\mathrm{T}_{\mathrm{RPO}}$ <br> $\mathrm{T}_{\text {RPO }}$ |  | $\begin{aligned} & 25 \\ & 35 \\ & 53 \end{aligned}$ |  | $\begin{aligned} & 24 \\ & 33 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 23 \\ & 29 \\ & 42 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP 024. Typical slew rate limited output rise/fall times are approximately four times longer.
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.
3. Input pad setup time and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but the subtracted value cannot be less than zero (i.e., negative hold time). Negative hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the Global signal distribution from pad to IK .

For a detailed description of the device architecture, see pages 2-105 through 2-123.
For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.
For detailed lists of package pin-outs, see pages 2-140 through 2-150.
For package physical dimensions and thermal data, see Section 4.

## Ordering Information



## Component Availability

| PINS |  | 44 | 64 | 68 | 84 |  | 100 |  |  |  | 132 |  | 144 | 160 | 164 | 175 |  | 176 | 208 | 223 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE |  | PLAST. PLCC | PLAST. VQFP | PLAST. PLCC | PLAST. PLCC | CERAM. PGA | PLAST. PQFP | PLAST. TQFP | PLAST. VQFP | $\begin{array}{\|c\|} \hline \text { TOP- } \\ \text { BRAZED } \\ \text { CQFP } \end{array}$ | PLAST. PGA | CERAM. PGA | PLAST. TQFP | PLAST. PQFP | $\begin{array}{\|c\|} \hline \text { TOP- } \\ \text { BRAZED } \\ \text { CQFP } \\ \hline \end{array}$ | PLAST. PGA | CERAM. PGA | PLAST. TQFP | PLAST. PQFP | CERAM. PGA |
| CODE |  | PC44 | VQ64 | PC68 | PC84 | PG84 | PQ100 | TQ100 | VQ100 | CB100 | PP132 | PG132 | TQ144 | PQ160 | CB164 | PP175 | PG175 | TQ176 | PQ208 | PG223 |
| XC3020 | -50 |  |  |  |  | M B |  |  |  | M B |  |  |  |  |  |  |  |  |  |  |
|  | -70 |  |  | CI | CI | C IMB | CI |  |  | C M B |  |  |  |  |  |  |  |  |  |  |
|  | -100 |  |  | CI | CI | C IMB | CI |  |  | C M B |  |  |  |  |  |  |  |  |  |  |
|  | -125 |  |  | C | C | C | C |  |  |  |  |  |  |  |  |  |  |  |  |  |
| XC3030 | -50 |  |  |  |  | M |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | -70 | CI |  | CI | CI | C IM | CI | C |  |  |  |  |  |  |  |  |  |  |  |  |
|  | -100 | CI |  | CI | CI | CIM | CI | C |  |  |  |  |  |  |  |  |  |  |  |  |
|  | -125 | C |  | C | C | C | C | C |  |  |  |  |  |  |  |  |  |  |  |  |
| XC3042 | -50 |  |  |  |  | M B |  |  |  | M B |  | M B |  |  |  |  |  |  |  |  |
|  | -70 |  |  |  | CI | C IMB | CI | C |  | C M B | C | CIMB |  |  |  |  |  |  |  |  |
|  | -100 |  |  |  | CI | C IMB | CI | C |  | C M B | C | C IMB |  |  |  |  |  |  |  |  |
|  | -125 |  |  |  | C | C | C | C |  |  | C | C |  |  |  |  |  |  |  |  |
| XC3064 | -50 |  |  |  |  |  |  |  |  |  |  | M |  |  |  |  |  |  |  |  |
|  | -70 |  |  |  | CI |  |  |  |  |  | CI | CIM |  | CI |  |  |  |  |  |  |
|  | -100 |  |  |  | CI |  |  |  |  |  | CI | CIM |  | C I |  |  |  |  |  |  |
|  | -125 |  |  |  | C |  |  |  |  |  | C | C |  | C |  |  |  |  |  |  |
| XC3090 | -50 |  |  |  |  |  |  |  |  |  |  |  |  |  | M B |  | M B |  |  |  |
|  | -70 |  |  |  | CI |  |  |  |  |  |  |  |  | C I | C M B | CI | CIMB |  | C I |  |
|  | -100 |  |  |  | CI |  |  |  |  |  |  |  |  | CI | CMB | CI | CIMB |  | CI |  |
|  | -125 |  |  |  | C |  |  |  |  |  |  |  |  | C |  | C | C |  | C |  |

[^1]
[^0]:    * Timing is based on the XC3042, for other devices see XACT timing calculator.

[^1]:    $\mathrm{C}=$ Commercial $=0^{\circ}$ to $+70^{\circ} \mathrm{C} \quad \mathrm{I}=$ Industrial $=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
    $\mathrm{M}=$ Mil Temp $=-55^{\circ}$ to $+125^{\circ} \mathrm{C}$
    B = MIL-STD-883C Class B

