ommunications



### LMX2335U/LMX2336U

### PLLatinum™ Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications LMX2335U 1.2 GHz/1.2 GHz LMX2336U 2.0 GHz/1.2 GHz

### **General Description**

The LMX2335U and LMX2336U devices are high performance frequency synthesizers with integrated dual modulus prescalers. The LMX2335U and LMX2336U devices are designed for use in applications requiring two RF phase-locked loops.

A 64/65 or a 128/129 prescale ratio can be selected for each RF synthesizer. Using a proprietary digital phase locked loop technique, the LMX2335U and LMX2336U devices generate very stable, low noise control signals for the RF voltage controlled oscillators. Both RF synthesizers include a two-level programmable charge pump. The RF1 synthesizer has dedicated Fastlock circuitry.

Serial data is transferred to the devices via a three wire interface (Data, LE, Clock). Supply voltages from 2.7V to 5.5V are supported. The LMX2335U and the LMX2336U feature very low current consumption:

LMX2335U (1.2 GHz)– 3.0 mA, LMX2336U (2.0 GHz)– 3.5 mA at 3.0V.

The LMX2335U device is available in 16-pin TSSOP, and 16-pin Chip Scale Package (CSP) surface mount plastic packages. The LMX2336U device is available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP surface mount plastic packages.

### **Features**

- Ultra Low Current Consumption
- Upgrade and Compatible to the LMX2335L and LMX2336L devices
- 2.7V to 5.5V operation
- Selectable Synchronous or Asynchronous Powerdown Mode:

 $I_{CC-PWDN} = 1 \mu A \text{ typical at } 3.0V$ 

- Selectable Dual Modulus Prescaler RF1: 64/65 or 128/129
   RF2: 64/65 or 128/129
- Selectable Charge Pump TRI-STATE® Mode
- Programmable Charge Pump Current Levels RF1 and RF2: 0.95 or 3.8 mA
- Selectable Fastlock<sup>™</sup> Mode for the RF1 Synthesizer
- Push-Pull Analog Lock Detect Mode
- LMX2335U is available in 16-Pin TSSOP and 16-Pin CSP
- LMX2336U is available in 20-Pin TSSOP, 24-Pin CSP, and 20-Pin UTCSP

### **Applications**

- Mobile Handsets (GSM, GPRS, W-CDMA, CDMA, PCS, AMPS, PDC, DCS)
- Cordless Handsets (DECT, DCT)
- Wireless Data
- Cable TV Tuners

Thin Shrink Small Outline Package (MTC16)



10136787

Thin Shrink Small Outline Package (MTC20)



10136780

Chip Scale Package (SLB16A)

Chip Scale Package (SLB24A)




10136781

Ultra Thin Chip Scale Package (SLE20A)




1013678

TRI-STATE® is a registered trademark of National Semiconductor Corporation.
Fastlock™, MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation.




### LMX2336U Functional Block Diagram




### **Connection Diagrams**

# LMX2335U Thin Shrink Small Outline Package (TM) (Top View)




### 10136702


### LMX2335U Chip Scale Package (SLB) (Top View)




### LMX2336U Chip Scale Package (SLB)



# LMX2336U Thin Shrink Small Outline Package (TM) (Top View)



### LMX2336U Ultra Thin Chip Scale Package (SLE) (Top View)



### **Pin Descriptions**

Pin Name	Pin No. LMX2336U 20-Pin UTCSP	Pin No. LMX2336U 20-Pin TSSOP	Pin No. LMX2336U 24-Pin CSP	Pin No. LMX2335U 16-Pin TSSOP	Pin No. LMX2335U 16-Pin CSP	I/O	Description
V <sub>CC</sub>	20	1	24	1	16	_	Power supply bias for the RF1 PLL analog and digital circuits. V <sub>CC</sub> may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
V <sub>P</sub> RF1	1	2	2	2	1	_	RF1 PLL charge pump power supply. Must be $\geq$ $V_{CC}$ .
D <sub>o</sub> RF1	2	3	3	3	2	0	RF1 PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
GND	3	4	4	4	3	_	LMX2335U: Ground for the RF1 PLL analog and digital circuits.  LMX2336U: Ground for the RF1 PLL digital circuitry.
f <sub>IN</sub> RF1	4	5	5	5	4	I	RF1 PLL prescaler input. Small signal input from the VCO.
f <sub>IN</sub> RF1	5	6	6	Х	Х	I	LMX2335U: Don't care. LMX2336U: RF1 PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX2336U RF1 PLL can be driven differentially when the bypass capacitor is omitted.
GND	6	7	7	Х	X	_	LMX2335U: Don't care. LMX2336U: Ground for the RF1 PLL analog circuitry.
OSC <sub>in</sub>	7	8	8	6	5	I	Oscillator input. It has an approximate V <sub>CC</sub> /2 input threshold and can be driven from an external CMOS or TTL logic gate.
OSC <sub>out</sub>	8	9	10	7	6	0	Oscillator output. This output is connected directly to a crystal. If a TCXO is used, it is left open.
F <sub>o</sub> LD	9	10	11	8	7	0	Programmable multiplexed output pin. Functions as a general purpose CMOS TRI-STATE output, RF1/RF2 PLL push-pull analog lock detect output, N and R divider output, or Fastlock output, which connects a parallel resistor to the external loop filter.
Clock	10	11	12	9	8	I	MICROWIRE Clock input. High impedance CMOS input. Data is clocked into the 22-bit shift register on the rising edge of Clock.
Data	11	12	14	10	9	I	MICROWIRE Data input. High impedance CMOS input. Binary serial data. The MSB of Data is entered first. The last two bits are the control bits.
LE	12	13	15	11	10	I	MICROWIRE Latch Enable input. High impedance CMOS input. When LE transitions HIGH, Data stored in the shift registers is loaded into one of 4 internal control registers.


# Pin Descriptions (Continued)

Pin Name	Pin No. LMX2336U 20-Pin UTCSP	Pin No. LMX2336U 20-Pin TSSOP	Pin No. LMX2336U 24-Pin CSP	Pin No. LMX2335U 16-Pin TSSOP	Pin No. LMX2335U 16-Pin CSP	I/O	Description
GND	13	14	16	Х	Х	_	LMX2335U: Don't care. LMX2336U: Ground for the RF2 PLL analog circuitry.
f <sub>IN</sub> RF2	14	15	17	Х	Х	I	LMX2335U: Don't care. LMX2336U: RF2 PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX2336U RF2 PLL can be driven differentially when the bypass capacitor is omitted.
f <sub>IN</sub> RF2	15	16	18	12	11	I	RF2 PLL prescaler input. Small signal input from the VCO.
GND	16	17	19	13	12	-	LMX2335U: Ground for the RF2 PLL analog and digital circuits, MICROWIRE, F <sub>o</sub> LD and oscillator circuits. LMX2336U: Ground for the RF2 PLL digital circuitry, MICROWIRE, F <sub>o</sub> LD and oscillator circuits.
D <sub>o</sub> RF2	17	18	20	14	13	0	RF2 PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
V <sub>P</sub> RF2	18	19	22	15	14	-	RF2 PLL charge pump power supply. Must be $\geq$ $V_{CC}$ .
V <sub>CC</sub>	19	20	23	16	15	-	Power supply bias for the RF2 PLL analog and digital circuits, MICROWIRE, F <sub>o</sub> LD and oscillator circuits. V <sub>CC</sub> may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
NC	Х	Х	1, 9, 13, 21	Х	Х	-	LMX2335U: Don't Care. LMX2336U: No connect.

### **Ordering Information**

Model	Temperature Range	Package Description	Packing	NS Package Number
LMX2335USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB16A
		(CSP) Tape and Reel		
LMX2335UTM	-40°C to +85°C	Thin Shrink Small	96 Units Per Rail	MTC16
		Outline Package		
		(TSSOP)		
LMX2335UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC16
		Outline Package		
		(TSSOP) Tape and		
		Reel		
LMX2336USLEX	-40°C to +85°C	Ultra Thin Chip Scale	2500 Units Per Reel	SLE20A
		Package (UTCSP)		
		Tape and Reel		
LMX2336USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB24A
		(CSP) Tape and Reel		
LMX2336UTM	-40°C to +85°C	Thin Shrink Small	73 Units Per Rail	MTC20
		Outline Package		
		(TSSOP)		
LMX2336UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC20
		Outline Package		
		(TSSOP) Tape and		
		Reel		





### Notes:

- 1.  $V_{CC}$  supplies power to the RF1 and RF2 prescalers, RF1 and RF2 feedback dividers, RF1 and RF2 reference dividers, RF1 and RF2 phase detectors, the OSC<sub>in</sub> buffer, MICROWIRE, and F<sub>0</sub>LD circuits.
- 2.  $V_P$  RF1 and  $V_P$  RF2 supply power to the charge pumps. They can be run separately as long as  $V_P$  RF1  $\geq V_{CC}$  and  $V_P$  RF2  $\geq V_{CC}$ .
- 3. X signifies a pin that is NOT available on the LMX2335U PLL.

### **Absolute Maximum Ratings (Notes 1,**

2, 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage

 $\begin{array}{lll} V_{CC} \text{ to GND} & -0.3 \text{V to } +6.5 \text{V} \\ V_{P} \text{ RF1 to GND} & -0.3 \text{V to } +6.5 \text{V} \\ V_{P} \text{ RF2 to GND} & -0.3 \text{V to } +6.5 \text{V} \end{array}$ 

Voltage on any pin to GND (V<sub>I</sub>)

Lead Temperature (solder 4 s) (T<sub>L</sub>) +260°C

16-Pin TSSOP  $\theta_{JA}$  Thermal

Impedance 137.1°C/W

20-Pin TSSOP  $\theta_{JA}$  Thermal

Impedance 114.5°C/W

16-Pin CSP  $\theta_{JA}$  Thermal Impedance 130°C/W 24-Pin CSP  $\theta_{JA}$  Thermal Impedance 112°C/W

# Recommended Operating Conditions (Note 1)

Power Supply Voltage

 $\begin{array}{lll} V_{\text{CC}} \text{ to GND} & +2.7 \text{V to } +5.5 \text{V} \\ V_{\text{P}} \text{ RF1 to GND} & V_{\text{CC}} \text{ to } +5.5 \text{V} \\ V_{\text{P}} \text{ RF2 to GND} & V_{\text{CC}} \text{ to } +5.5 \text{V} \\ \text{Operating Temperature } (T_{\text{A}}) & -40 ^{\circ} \text{C to } +85 ^{\circ} \text{C} \end{array}$ 

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

**Note 2:** This device is a high performance RF integrated circuit with an ESD rating <2 kV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Note 3: GND = 0V

### **Electrical Characteristics**

 $V_{CC} = V_P \; RF1 = V_P \; RF2 = 3.0 V, \; -40 \,^{\circ}C \leq T_A \leq +85 \,^{\circ}C, \; unless \; otherwise \; specified$ 

Cumbal	Donome		Conditions		Value		- Units
Symbol	Parame	eter	Conditions	Min	Тур	Max	Units
I <sub>CC</sub> PARAM	ETERS		•				•
I <sub>CCRF1 + RF2</sub>	Power Supply Current, RF1 + RF2	LMX2335U	Clock, Data and LE = GND OSC <sub>in</sub> = GND		3.0	4.0	mA
	Synthesizers	LMX2336U	PWDN RF1 Bit = 0 PWDN RF2 Bit = 0		3.5	4.5	mA
I <sub>CCRF1</sub>	Power Supply Current, RF1	LMX2335U	Clock, Data and LE = GND OSC <sub>in</sub> = GND		1.5	2.0	mA
	Synthesizer Only	LMX2336U	PWDN RF1 Bit = 0 PWDN RF2 Bit = 1		2.0	2.5	mA
I <sub>CCRF2</sub>	Power Supply Current, RF2	LMX2335U	Clock, Data and LE = GND OSC <sub>in</sub> = GND		1.5	2.0	mA
	Synthesizer Only	LMX2336U	PWDN RF1 Bit = 1 PWDN RF2 Bit = 0		1.5	2.0	
I <sub>CC-PWDN</sub>	Powerdown Current	LMX2335U/ LMX2336U	Clock, Data and LE = GND OSC <sub>in</sub> = GND PWDN RF1 Bit = 1 PWDN RF2 Bit = 1		1.0	10.0	μА
RF1 SYNTH	IESIZER PARAMETER	S					
f <sub>IN</sub> RF1	RF1 Operating	LMX2335U		100		1200	MHz
N <sub>RF1</sub>	Frequency  RF1 N Divider Range	LMX2336U	Prescaler = 64/65 (Note 4)	192		2000 131135	MHz
			Prescaler = 128/129 (Note 4)	384		262143	
R <sub>RF1</sub>	RF1 R Divider Range			3		32767	
$F_{\phi RF1}$	RF1 Phase Detector I	Frequency				10	MHz
Pf <sub>IN</sub> RF1	RF1 Input Sensitivity		2.7V ≤ V <sub>CC</sub> ≤ 3.0V (Note 5)	-15		0	dBm
			3.0V < V <sub>CC</sub> ≤ 5.5V (Note 5)	-10		0	dBm

**Electrical Characteristics** (Continued)  $V_{CC} = V_P \; RF1 = V_P \; RF2 = 3.0V, \; -40 \, ^{\circ}C \leq T_A \leq +85 \, ^{\circ}C, \; unless \; otherwise \; specified$ 

Cumbal	Donon	noto#	Conditions		Value		Linita
Symbol	Paran	ieter	Conditions	Min	Тур	Max	Units
RF1 SYNTH	ESIZER PARAMETE	RS			•		•
ID <sub>o</sub> RF1	RF1 Charge Pump	Output Source	$VD_o$ RF1 = $V_P$ RF1/2		-0.95		mA
SOURCE	Current		ID <sub>o</sub> RF1 Bit = 0				
			(Note 6)				
			VD <sub>o</sub> RF1 = V <sub>P</sub> RF1/2		-3.80		mA
			ID <sub>o</sub> RF1 Bit = 1				
			(Note 6)				
ID <sub>o</sub> RF1	RF1 Charge Pump	Output Sink	VD <sub>o</sub> RF1 = V <sub>P</sub> RF1/2		0.95		mA
SINK	Current		ID <sub>o</sub> RF1 Bit = 0				
			(Note 6)				
			VD <sub>o</sub> RF1 = V <sub>P</sub> RF1/2		3.80		mA
			ID <sub>o</sub> RF1 Bit = 1				
			(Note 6)				
ID <sub>o</sub> RF1	RF1 Charge Pump	Output TRI-STATE	$0.5V \le VD_o RF1 \le V_P RF1 - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current	•	(Note 6)				
ID <sub>o</sub> RF1	RF1 Charge Pump	Output Sink	$VD_o$ RF1 = $V_P$ RF1/2		3	10	%
SINK	Current Vs Charge I	•	T <sub>A</sub> = +25°C				
Vs	Source Current Misr		(Note 7)				
ID <sub>o</sub> RF1							
SOURCE							
ID <sub>o</sub> RF1	RF1 Charge Pump	Output Current	$0.5V \le VD_o RF1 \le V_P RF1 - 0.5V$		10	15	%
Vs	Magnitude Variation	-	T <sub>A</sub> = +25°C				
VD <sub>o</sub> RF1	Output Voltage		(Note 7)				
ID <sub>o</sub> RF1	RF1 Charge Pump	Output Current	$VD_o$ RF1 = $V_P$ RF1/2		10		%
Vs	Magnitude Variation	-	(Note 7)				
$T_A$							
RF2 SYNTH	ESIZER PARAMETE	RS		•	•	'	
f <sub>IN</sub> RF2	RF2 Operating	LMX2335U		100		1200	MHz
	Frequency	LMX2336U		100		1200	MHz
N <sub>RF2</sub>	RF2 N Divider Rang	 e	Prescaler = 64/65	192		131135	
111 2			(Note 4)				
			Prescaler = 128/129	384		262143	
			(Note 4)				
R <sub>RF2</sub>	RF2 R Divider Rang	e	(	3		32767	
F <sub>\phiRF2</sub>	RF2 Phase Detector					10	MHz
Pf <sub>IN</sub> RF2	RF2 Input Sensitivity	<u> </u>	2.7V ≤ V <sub>CC</sub> ≤ 3.0V	-15		0	dBm
· · IIN · · · · =	pat constant		(Note 5)	.0			25.11
			$3.0V < V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				abiii

**Electrical Characteristics** (Continued)  $V_{CC} = V_P \text{ RF1} = V_P \text{ RF2} = 3.0 \text{V}, -40 ^{\circ}\text{C} \le T_A \le +85 ^{\circ}\text{C}, \text{ unless otherwise specified}$ 

Symbol	Parameter	Conditions		Value		Units
		Conditions	Min	Тур	Max	Offics
	ESIZER PARAMETERS				_	
ID <sub>o</sub> RF2	RF2 Charge Pump Output Source	$VD_o$ RF2 = $V_P$ RF2/2		-0.95		mA
SOURCE	Current	ID <sub>o</sub> RF2 Bit = 0				
		(Note 6)		0.00		
		$VD_o$ RF2 = $V_P$ RF2/2 $ID_o$ RF2 Bit = 1		-3.80		mA
		(Note 6)				
ID <sub>o</sub> RF2	RF2 Charge Pump Output Sink	$VD_0$ RF2 = $V_P$ RF2/2		0.95		mA
SINK	Current	ID <sub>o</sub> RF2 Bit = 0		0.00		''''
		(Note 6)				
		VD <sub>o</sub> RF2= V <sub>P</sub> RF2/2		3.80		mA
		ID <sub>o</sub> RF2 Bit = 1				
		(Note 6)				
ID <sub>o</sub> RF2	RF2 Charge Pump Output TRI-STATE	$0.5V \le VD_o RF2 \le V_P RF2 - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current	(Note 6)				
ID <sub>o</sub> RF2	RF2 Charge Pump Output Sink	$VD_o$ RF2 = $V_P$ RF2/2		3	10	%
SINK	Current Vs Charge Pump Output	$T_A = +25^{\circ}C$				
Vs	Source Current Mismatch	(Note 7)				
ID <sub>o</sub> RF2						
SOURCE	DEC CL. D. O. L. LO. L.	0.51/ (1/2) PEO (1/4) PEO (0.51/		40	45	0/
ID <sub>o</sub> RF2 Vs	RF2 Charge Pump Output Current	$0.5V \le VD_o RF2 \le V_P RF2 - 0.5V$		10	15	%
VD <sub>o</sub> RF2	Magnitude Variation Vs Charge Pump Output Voltage	$T_{A} = +25^{\circ}C$ (Note 7)				
ID <sub>o</sub> RF2	RF2 Charge Pump Output Current	$VD_o RF2 = V_P RF2/2$		10		%
Vs	Magnitude Variation Vs Temperature	(Note 7)		10		/ /
T <sub>A</sub>		( )				
	PARAMETERS					
Fosc	Oscillator Operating Frequency		2		40	MHz
V <sub>OSC</sub>	Oscillator Sensitivity	(Note 8)	0.5		V <sub>CC</sub>	V <sub>PP</sub>
losc	Oscillator Input Current	$V_{OSC} = V_{CC} = 5.5V$			100	μΑ
		$V_{OSC} = 0V$ , $V_{CC} = 5.5V$	-100			μΑ
DIGITAL IN	TERFACE (Data, LE, Clock, F <sub>o</sub> LD)				_	
V <sub>IH</sub>	High-Level Input Voltage		0.8 V <sub>CC</sub>			V
V <sub>IL</sub>	Low-Level Input Voltage				0.2 V <sub>CC</sub>	V
I <sub>IH</sub>	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μΑ
I <sub>IL</sub>	Low-Level Input Current	$V_{IL} = 0V, V_{CC} = 5.5V$	-1.0		1.0	μΑ
$V_{OH}$	High-Level Output Voltage	$I_{OH} = -500 \mu A$	V <sub>CC</sub> -			V
			0.4			
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 500 μA			0.4	V
	INTERFACE	T				
t <sub>CS</sub>	Data to Clock Set Up Time	(Note 9)	50			ns
t <sub>CH</sub>	Data to Clock Hold Time	(Note 9)	10			ns
t <sub>CWH</sub>	Clock Pulse Width HIGH	(Note 9)	50			ns
t <sub>CWL</sub>	Clock Pulse Width LOW	(Note 9)	50			ns
t <sub>ES</sub>	Clock to Load Enable Set Up Time	(Note 9)	50			ns
$t_{\sf EW}$	Latch Enable Pulse Width	(Note 9)	50			ns

**Electrical Characteristics** (Continued)  $V_{CC} = V_P \; RF1 = V_P \; RF2 = 3.0V, \; -40 \, ^{\circ}C \leq T_A \leq +85 \, ^{\circ}C, \; unless \; otherwise \; specified$ 

Ol	Davison		0		Value		11
Symbol	Parame	eter	Conditions	Min	Тур	Max	Units
PHASE NO	ISE CHARACTERISTIC	S		•	•		'
L <sub>N</sub> (f) RF1	RF1 Synthesizer Norr Noise Contribution (Note 10)	nalized Phase	TCXO Reference Source ID <sub>o</sub> RF1 Bit = 1		-212.0		dBc/ Hz
L(f) RF1	RF1 Synthesizer Single Side Band Phase Noise Measured	LMX2335U	$f_{IN}$ RF1 = 900 MHz f = 1 kHz Offset $F_{\phi RF1}$ = 200 kHz Loop Bandwidth = 12 kHz N = 4500 $F_{OSC}$ = 10 MHz $V_{OSC}$ = 0.632 $V_{PP}$ ID <sub>o</sub> RF1 Bit = 1 PWDN RF2 Bit = 1 $T_A$ = +25°C (Note 11)		-85.94		dBc/ Hz
		LMX2336U	$f_{IN}$ RF1 = 1960 MHz f = 1 kHz Offset $F_{\phi RF1} = 200$ kHz Loop Bandwidth = 15 kHz N = 9800 $F_{OSC} = 10$ MHz $V_{OSC} = 0.632$ $V_{PP}$ $ID_o$ RF1 Bit = 1 PWDN RF2 Bit = 1 $T_A = +25$ °C (Note 11)		-79.18		dBc/ Hz

### **Electrical Characteristics** (Continued)

 $V_{CC} = V_P \text{ RF1} = V_P \text{ RF2} = 3.0 \text{V}, -40 ^{\circ} \text{C} \le T_A \le +85 ^{\circ} \text{C}, \text{ unless otherwise specified}$ 

Cumbal	Davama	<b></b>	Conditions		Value		I I mit m
Symbol	Parame	eter	Conditions	Min	Тур	Max	Units
PHASE NOI	SE CHARACTERISTIC	S					
L <sub>N</sub> (f) RF2	RF2 Synthesizer Norm Noise Contribution (Note 10)	nalized Phase	TCXO Reference Source ID <sub>o</sub> RF2 Bit = 1		-212.0		dBc/ Hz
L(f) RF2	RF2 Synthesizer Single Side Band Phase Noise Measured	LMX2335U	$f_{IN}$ RF2 = 900 MHz f = 1 kHz Offset $F_{\phi RF2}$ = 200 kHz Loop Bandwidth = 12 kHz N = 4500 $F_{OSC}$ = 10 MHz $V_{OSC}$ = 0.632 $V_{PP}$ ID <sub>o</sub> RF2 Bit = 1 PWDN RF1 Bit = 1 $T_A$ = +25°C (Note 11)		-85.94		dBc/ Hz
		LMX2336U	$f_{\text{IN}} \text{ RF2} = 900 \text{ MHz}$ $f = 1 \text{ kHz Offset}$ $F_{\phi \text{RF2}} = 200 \text{ kHz}$ $\text{Loop Bandwidth} = 12 \text{ kHz}$ $\text{N} = 4500$ $F_{\text{OSC}} = 10 \text{ MHz}$ $\text{V}_{\text{OSC}} = 0.632 \text{ V}_{\text{PP}}$ $\text{ID}_{\text{o}} \text{ RF2 Bit} = 1$ $\text{PWDN RF1 Bit} = 1$ $\text{T}_{\text{A}} = +25 ^{\circ}\text{C}$ $\text{(Note 11)}$		-85.94		dBc/ Hz

**Note 4:** Some of the values in this range are illegal divide ratios (B < A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N  $\geq$  P \* (P-1), where P is the value selected for the prescaler.

Note 5: Refer to the LMX2335U and LMX2336U  $f_{\mbox{\footnotesize{IN}}}$  Sensitivity Test Setup section

Note 6: Refer to the LMX2335U and LMX2336U Charge Pump Test Setup section

Note 7: Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.


Note 8: Refer to the LMX2335U and LMX2336U  $OSC_{in}$  Sensitivity Test Setup section

Note 9: Refer to the LMX2335U and LMX2336U Serial Data Input Timing section


Note 10: Normalized Phase Noise Contribution is defined as :  $L_N(f) = L(f) - 20 \log (N) - 10 \log (F_{\phi})$ , where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL's loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and  $F_{\phi}$  is the RF1/RF2 phase detector comparison frequency.

Note 11: The synthesizer phase noise is measured with the LMX2335TMEB/LMX2335SLBEB or LMX2336TMEB/LMX2336SLBEB/LMX2336SLBEB/LMX2336SLBEB Evaluation boards and the HP8566B Spectrum Analyzer.

# **Typical Performance Characteristics Sensitivity**




LMX2335U f  $_{\rm IN}$  RF1 Input Power Vs Frequency  $\rm V_{CC} = \rm V_{P}$  RF1 = 5.5V



10136747

10136746

# Typical Performance Characteristics Sensitivity (Continued)




### LMX2336U $f_{IN}$ RF1 Input Power Vs Frequency $V_{CC}$ = $V_P$ RF1 = 5.5V 20 10 $T_A = 850$ C 0 $T_A = 25$ °C INPUT POWER (dBm) -10 $T_A = -40$ °C $T_A = 25$ °C -20 -30 -40 $T_A = 85$ °C -50 400 800 1200 1600 2000 2400 2800 f<sub>IN</sub> RF1 (MHz)


10136745

# **Typical Performance Characteristics Sensitivity** (Continued)







# LMX2335U and LMX2336U $f_{\rm IN}$ RF2 Input Power Vs Frequency $V_{\rm CC}$ = $V_{\rm P}$ RF2 = 5.5V




# Typical Performance Characteristics Sensitivity (Continued)






# LMX2335U and LMX2336U $\text{OSC}_{\text{in}}$ Input Voltage Vs Frequency $\text{V}_{\text{CC}}$ = 5.5V




# **Typical Performance Characteristics Charge Pump**

# LMX2335U and LMX2336U RF1 Charge Pump Sweeps $-40^{\circ}C \leq T_{\text{A}} \leq +85^{\circ}C$




# Typical Performance Characteristics Charge Pump (Continued)

# LMX2335U and LMX2336U RF2 Charge Pump Sweeps $-40^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$



# **Typical Performance Characteristics Input Impedance**

LMX2335U TSSOP and LMX2336U TSSOP  $f_{IN}$  RF1 and  $f_{IN}$  RF2 Input Impedance  $V_{CC}$ = 3.0V,  $T_A$  = +25°C




Marker 4 = 2000 MHz

10136766

10136768

LMX2335U TSSOP and LMX2336U TSSOP  $f_{IN}$  RF1 and  $f_{IN}$  RF2 Input Impedance  $V_{CC}$ = 5.5V,  $T_A$  = +25°C




Marker 2 = 1800 MHz


Marker 3 = 1900 MHz Marker 4 = 2000 MHz

10136767

LMX2335U CSP and LMX2336U CSP  $\rm f_{IN}$  RF1 and  $\rm f_{IN}$  RF2 Input Impedance  $\rm V_{CC}{=}$  3.0V,  $\rm T_{A}$  = +25  $^{\circ}\rm C$ 



LMX2335U CSP and LMX2336U CSP  $f_{\rm IN}$  RF1 and  $f_{\rm IN}$  RF2 Input Impedance  $V_{\rm CC}$ = 5.5V,  $T_{\rm A}$  = +25°C



Marker 3 = 1900 MHz

Marker 4 = 2000 MHz


10136769

LMX2335U/LMX2336U TSSOP and LMX2335U/LMX2336U CSP f<sub>IN</sub> RF1 and f<sub>IN</sub> RF2 Input Impedance Table


		LA	LMX2335U TSSOF		//LMX2336U TSSOP (Zfin RF1 and Zfin RF2)	TSSOF	Zfin R	F1 and Zf	IN RF2)			-	.MX2335	U CSP/LI	LMX2335U CSP/LMX2336U CSP (Zfin RF1	CSP (Z	fin RF1	and Zf <sub>IN</sub> RF2)	RF2)	
	<b>N</b>	V <sub>P</sub> RF1	V <sub>cc</sub> = V <sub>P</sub> RF1 = V <sub>P</sub> RF2 = 3.0V		$(T_A = 25^{\circ}C)$	V <sub>cc</sub> = 1	/ <sub>P</sub> RF1 :	$25^{\circ}$ C) $V_{CC} = V_{P}$ RF1 = $V_{P}$ RF2 = 5.5V (T <sub>A</sub>	= 5.5V (T,	11	25°C) V <sub>CC</sub> = V <sub>P</sub> RF1	P RF1 =	V <sub>P</sub> RF2	= 3.0V (T,	(T <sub>A</sub> = 25°C)	V <sub>cc</sub> = 1	V <sub>cc</sub> = V <sub>P</sub> RF1	= V <sub>P</sub> RF2	= 5.5V (T <sub>A</sub> =	= 25°C)
f <sub>in</sub> (MHz)	ī	J7	25 Zf <sub>in</sub> (Ω)	<i>""</i> <b>Zf</b> <sub>liv</sub> (Ω)	IZf <sub>IN</sub> I (Ω)	III	17	2ξ Zf <sub>liv</sub> (Ω)	2f <sub>in</sub> (Ω)	IZf <sub>IN</sub> l (Ω)	딥	77	& ZI <sub>IN</sub> (Ω)	<i>""</i> Zf <sub>in</sub> (Ω)	IZf <sub>IN</sub> I (Ω)	드	72	& Zf <sub>in</sub> (Ω)	<i>γ,</i> <b>Zf</b> <sub>liv</sub> (Ω)	Zf <sub>IN</sub>
100	0.862	-6.23	439.774	-319.866	543.798	0.862	-6.07	448.230	-318.841	550.064	0.864 -(	-6.44	431.004	-330.013	542.838	0.864	-6.30	438.240	-327.814	547.281
200	0.834	-9.30	0.834 -9.30 307.614 -272.274	-272.274	410.803 0.834	0.834	-9.00	316.479	-271.581	417.031 0.836		-9.88	291.252	-277.923	402.577	0.836	-9.57	300.190	-277.552	408.838
300	0.820	-12.11	0.820 -12.11 237.700 -249.291	-249.291	344.452 0.821 -11.66	0.821	-11.66	247.264 -251.098		352.406	0.821 -1	-13.24	215.318 -248.361		328.702 0.821 -12.76	0.821		224.624	-249.637	335.819
400	0.808	-15.25	0.808 -15.25 185.048 -227.1	-227.171	293.001 0.808 -14.61	0.808		194.668 -229.054		300.601 0.808 -16.88	0.808 -1		163.190	-219.893	273.832	0.808 -16.24		171.345	-222.518	280.844
200	0.796	-18.51	0.796 -18.51 147.785 -203.923	-203.923		0.796	-17.66	156.935 -	207.313	251.843 0.796 -17.66 156.935 -207.313 260.014 0.793 -20.90	0.793 -2		126.193	191.939	-191.939 229.707 0.794 -20.00	0.794		133.885	-196.200	237.528
009	0.781	-21.81	0.781 -21.81 122.091 -181.461	-181.461	218.710	0.782	-20.70	130.906 -185.850		227.325	0.775 -2	-24.82	102.956	-168.026	197.060	0.777	-23.70	109.531	-172.887	204.663
700	0.765	-24.72	0.765 -24.72 106.107 -163.7	-163.758	195.129	0.767 -23.45		113.780 -168.514	$\overline{}$	203.329	0.749 -28.29		90.820	-146.582	172.437	0.752 -27.02	27.02	96.279	-151.333	179.363
800	0.760	0.760 -28.35		87.984 -150.524	174.352	0.762	-26.97	94.255 -	-155.481	181.819	0.742 -3	-31.22 7	79.737	-136.782	158.327	0.746	-29.85	84.470	-141.473	164.772
006	0.747	-32.60	0.747 -32.60 73.777 -134.5	-134.500	153.406 0.750 -30.95	0.750	- 1	79.270	-139.668	160.596 0.739 -36.04	0.739 -3		64.577	-123.951 139.764		0.742	-34.37	900.69	-128.610	145.954
1000		-36.68	0.732 -36.68 64.122 -120.9	-120.908	136.859	0.735 -34.73		69.215 -	126.104	-126.104 143.851 0.719	0.719 -4	-41.44 5	55.019	-108.415	121.577	0.723	-39.46	58.684	-113.123	127.439
1100		-41.25	0.717 -41.25 55.780 -108.3	-108.398	121.908	0.720 -39.12		60.041	-113.215 128.151	- 1	0.694 -4	-47.27	48.056	-94.403	105.931	0.698	-45.08	51.159	-98.547	111.035
1200	0.698	-46.24	1200 0.698 -46.24 49.180	-96.605	108.403	0.702 -43.84	- 1	52.848 -	-101.254 114.216	114.216	0.669 -5	-53.59	42.269	-82.401	92.610	0.674	-51.01	45.061	-86.388	97.434
1300	0.678	0.678 -51.43	43.982	-86.291	96.853	0.683	-48.77	47.173	-90.676	102.212	0.641 -6	-60.42	37.856	-71.653	81.039	0.647	-57.50	40.230	-75.400	85.461
1400	0.663	0.663 -56.68	39.397	-77.901	87.296	0.667	-53.71	42.317	-82.070	92.337	0.610 -68.33		34.108	-61.481	70.308	0.613	-64.90	36.477	-64.872	74.424
1500	0.649	0.649 -62.08	35.566	-70.500	78.963	0.653	-58.74	38.281	-74.569	83.821	0.577 -77.01		31.049	-52.388	868.09	0.581	-73.18	33.064	-55.554	64.649
1600		0.630 -67.58	32.912	-63.544	71.562	0.634	0.634 -63.96	35.335	-67.423	76.121	0.539 -84.86	- 1	29.732	-44.952	53.895	0.543	-80.36	31.654	-48.119	57.597
1700		-72.22	0.608 -72.22 31.565	-57.996	66.030	0.614	-68.51	33.590	-61.632	70.191	0.477 -27.97		100.359	-58.171	115.999	0.487	-84.99	33.106	-42.105	53.562
1800		-75.66	0.596 -75.66 30.440	-54.462	62.392	0.601 -71.81	-71.81	32.358	-57.943	998.39	0.455 8	89.90	32.829	-37.624	49.933	0.468	-85.87	33.886	-40.554	52.847
1900		0.598 -80.06	27.915	-51.164	58.284	0.602	0.602 -76.22	29.678	-54.335	61.912	0.493 87.34		29.357	-38.214	48.189	0.500 -88.90	-88.90	29.576	-39.369	49.241
2000	0.607	0.607 -85.31	24.914	-47.651	53.771	0.607	0.607 -81.32	26.675	-50.603	57.203	0.520 79.89		25.120	-35.225	43.264	0.521	84.05	26.396	-37.576	45.921

10136770

LMX2336U UTCSP  $\rm f_{IN}$  RF1 and  $\rm f_{IN}$  RF2 Input Impedance  $\rm V_{CC}{=}~3.0V,~T_{A}~=~+25^{\circ}C$ 



### LMX2336U UTCSP $f_{\rm IN}$ RF1 and $f_{\rm IN}$ RF2 Input Impedance $V_{\rm CC}$ = 5.5V, $T_{\rm A}$ = +25°C




Marker 4 = 2500 MHz

10136797

LMX2336U UTCSP f<sub>IN</sub> RF1 and f<sub>IN</sub> RF2 Input Impedance Table


	0	IZf <sub>IN</sub> I (Ω)	469.70	331.57	258.59	211.15	175.78	148.12	127.80	111.89	96.86	84.63	75.11	65.91	57.95	50.89	44.41	38.30	32.84	28.80	24.66	19.70	15.32	11.76	9.62	9.20	10.33
	$V_{CC} = V_P RF1 = V_P RF2 = 5.5V (T_A = 25^{\circ}C)$	mI ZfiN (Ω)	-330.26	-258.92	-214.75	-184.12	-157.87	-134.31	-117.43	-104.42	-90.97	-79.77	-70.90	-62.52	-55.13	-48.47	-42.27	-36.34	-30.82	-26.45	-22.61	-17.80	-13.07	-8.58	-4.41	-0.71	2.89
	F1 = Vp RF2 =	Re Zf <sub>IN</sub> (Ω)	333.98	207.11	144.05	103.36	77.30	62.46	50.42	40.22	33.27	28.24	24.81	20.85	17.85	15.51	13.63	12.09	11.35	11.40	986	8.44	7.99	8.04	8.55	9.17	9.91
Zf <sub>IN</sub> RF2	V <sub>cc</sub> = V <sub>P</sub> R	A	-8.61	-13.55	-18.45	-23.63	-29.07	-34.64	-40.33	-46.18	-52.89	-59.70	-66.10	-73.57	-81.15	-88.94	-97.12	-105.87	-114.76	-122.28	-129.92	-139.88	-150.01	-160.03	-169.62	-178.32	173.11
fin RF1 and Z		녜	0.86	0.83	0.81	0.80	0.79	0.77	0.76	0.76	0.75	0.74	0.73	0.73	0.73	0.73	0.73	0.73	0.72	0.70	0.72	0.74	0.74	0.73	0.71	69.0	0.67
LMX2336U UTCSP Zfin RF1 and Zfin RF2	,	IZf <sub>in</sub> l (Ω)	470.80	330.95	257.79	210.86	174.89	147.24	127.23	111.24	96.13	84.09	74.42	65.34	57.45	50.34	43.87	37.74	32.22	28.20	24.29	19.39	15.03	11.48	9.46	9.18	10.43
LMX	$V_{cc} = V_P RF1 = V_P RF2 = 3.0V (T_A = 25^{\circ}C)$	Im Zfi <sub>N</sub> (Ω)	-330.26	-258.74	-214.36	-183.95	-157.24	-133.64	-116.97	-103.86	-90.33	-79.30	-70.27	-62.00	-54.66	-47.95	-41.75	-35.80	-30.21	-25.85	-22.22	-17.48	-12.74	-8.22	-4.06	-0.39	3.20
	1 = VP RF2 =	Re Zf <sub>iN</sub> (Ω)	335.53	206.36	143.19	103.09	76.58	61.79	50.03	39.85	32.87	27.98	24.49	20.63	17.67	15.34	13.48	11.96	11.22	11.28	9.80	8.41	7.97	8.02	8.54	9.17	9.92
	V <sub>CC</sub> = V <sub>P</sub> RF	4	-8.57	-13.59	-18.53	-23.67	-29.24	-34.87	-40.52	-46.45	-53.27	-60.04	-66.62	-74.07	-81.67	-89.59	-97.85	-106.72	-115.82	-123.41	-130.68	-140.55	-150.74	-160.86	-170.43	-179.08	172.38
		딥	0.86	0.83	0.81	0.80	0.79	0.77	0.76	0.76	0.75	0.74	0.73	0.73	0.73	0.73	0.73	0.73	0.72	0.70	0.72	0.74	0.74	0.73	0.71	69.0	0.67
		f <sub>in</sub> (MHz)	100	200	300	400	500	009	200	800	900	1000	1100	1200	1300	1400	1500	1600	1700	1800	1900	2000	2100	2200	2300	2400	2500

# LMX2335U TSSOP and LMX2336U TSSOP OSC<sub>in</sub> Input Impedance Vs Frequency $T_A = +25^{\circ}C$



10136776

# LMX2335U CSP and LMX2336U CSP ${\sf OSC_{in}}$ Input Impedance Vs Frequency





23

10136777

# LMX2335U/LMX2336U TSSOP and LMX2335U/LMX2336U CSP OSC<sub>in</sub> Input Impedance Table

		ER OWN	IZOSC <sub>in</sub> l (Ω)	18544.50	10756.68	8854.633	6313.367	5729.443	4994.613	4356.174	3939.464	3511.232	3217.422	2938.443	2784.920	2603.500	2424.228	2307.942
		OSC <sub>in</sub> BUFFER POWERED DOWN	Im ZOSCin (Ω)	18073.24	10602.90	3800.590	-6248.932 6313.367	-5712.788 5729.443	1985.007	1345.597	-3935.873 3939.464	3506.895	3213.478	-2934.223 2938.443	2780.469	2600.472	-2419.904 2424.228	2302.913
	A = 25°C	OSC	Re ZOSCin (Ω)	154.104 -	1812.311 -10602.90 10756.68	976.808 -8800.590 8854.633	769.668	436.542 -	309.618 4985.007 4994.613	303.378 -4345.597 4356.174	168.163	174.460	59.273	157.424 -	157.389 -2780.469 2784.920	125.530 -2600.472 2603.500	144.727	52.283
je.	V <sub>cc</sub> = 5.5V (T <sub>A</sub> = 25°C)	«»	IZOSCin I	056.318	646.119	512.261						912.986	756.195			390.840	305.774	230.654
LMX2335U CSP/LMX2336U CSP ZOSC <sub>n</sub>	ν (κ	OSC <sub>in</sub> BUFFER POWERED DOWN	Im ZOSC <sub>in</sub> [i (Ω)	-18073.24 18544.50 4698.960 -6544.007 8056.318 4154.104 -18073.24 18544.50	-10205.48 10325.74 2626.329 -4998.105 5646.119	209.219 4	-6341.105 6382.730 1182.342 -3466.982 3663.045	856.006 -2977.931 3098.519	697.781 -2605.886 2697.692	554.417 -2318.961 2384.315	485.437 -2041.170 2098.100	424.599 -1865.270 1912.986 174.460 -3506.895 3511.232	379.086 -1714.793 1756.195 159.273 -3213.478 3217.422	357.340 -1567.979 1608.182	332.065 -1461.571 1498.818	299.913 -1358.120 1390.840	284.654 -1274.370 1305.774	273.323 -1199.918 1230.654 152.283 -2302.913 2307.942
336U CS		OSC, POWE	Re ZOSC <sub>in</sub> 7	9- 096.869	526.329 -4	525.723 -4	182.342 -3	56.006 -2	97.781 -2	54.417 -2	85.437 -2	24.599 -1	79.086 -1	57.340 -1	32.065 -1	99.913 -1	84.654 -1	73.323 -1
-MX2				.50	.74 26	166	730											987 2
J CSP/I		FFER	n IZOSC <sub>in</sub> i (Ω)	24 18544	48 10325	51 8418.4	35 6382.7	-5658.273 5675.536	17 4809.0	-4242.475 4246.948	-3777.847 3782.429	3406.6	-3114.867 3120.763	-2837.317 2843.557	36 2667.6	-2471.170 2473.011	-2331.694 2334.664	73 2183.6
AX23351	() ()	OSC <sub>in</sub> BUFFER POWERED DOWN	Im ZOSC <sub>in</sub> (Ω)	1 -18073.2		1-8350.6			296.061 -4799.917 4809.039			170.072 -3402.400 3406.648		-2837.3	129.014 -2664.486 2667.608		-2331.6	81.318 -2182.473 2183.987
ב	(T <sub>A</sub> = 25	őő	Re ZOSC <sub>In</sub> (Ω)	4154.104	1571.331	1066.66	727.756	442.319		194.872	186.123		191.739	188.280		95.424	117.732	- 1
	Vcc = 3.0V (TA = 25°C)	O ER	IZOSC <sub>in</sub> I (Ω)	10809.27	6920.146	5432.335	4373.153	3663.861	3232.825	2847.441	2551.129	2304.307	2092.491	1926.747	1810.480	1675.961	1578.377	1481.260
	Š	OSC <sub>in</sub> BUFFER POWERED ON	Im ZOSCin (Ω)	9526.374	-6544.475 6920.146	5170.920	4245.537	-3558.426 3663.861	3158.030	-2791.912 2847.441	-2512.522 2551.129	2261.024	-2060.013 2092.491	-1893.442 1926.747	1776.540	1648.356	1549.601	1454.298
		OSC	Re ZOSCin (Ω)	- 889 - 2107		- 1986 -	048.750	872.629	691.377 -3158.030 3232.825	559.597	442.147	444.524 -2261.024 2304.307	367.245	356.692	348.916 -1776.540 1810.480	302.932 -1648.356 1675.961	300.020 -1549.601 1578.377	281.334
		WN	IZOSC <sub>in</sub> I	1504.282	7692.910 2249.061	5680.388 1664.886 -5170.920 5432.335 1066.661 8350.651 8418.499 1625.723 4209.219 4512.261	4669.295 1048.750 -4245.537 4373.153	3803.003		2918.215	2610.449		2162.832	1985.928	1813.090	1690.365	1591.854	471.004
		OSC <sub>in</sub> BUFFER POWERED DOWN	Im ZOSC <sub>in</sub> (Ω)	1246.071 -11436.600 11504.282 5107.688 -9526.374 10809.27	-7675.309	5659.675	-4665.169	-3799.626	196.400 -3305.741 3311.570	-2917.281	-2608.411	-2388.967 2389.913	-2161.702	-1984.769	-1812.700	-1689.748	-1591.439	39.180  -1470.482   1471.004   281.334  -1454.298   1481.260
	$V_{cc} = 5.5V \text{ (T}_A = 25^{\circ}\text{C)}$	OSC	Re ZOSCin 7	246.071 -1	520.098 -7	484.656 -5659.675	196.239 ~	160.236 -3	96.4003	73.816 -2	103.131 -2	67.246 -2	69.923 -2	67.843 -1	37.610 -1	45.646 -1	36.346 -1	39.180 -1
SCin	= 5.5V (I	αz	IZOSC <sub>in</sub> I Z			_							-			-		990.631
SOP ZOSCin	ν ν	OSC <sub>II</sub> BUFFER POWERED ON	Im ZOSC <sub>in</sub> IZ (Ω)	74.525 73	61.053 50	54.673 38	78.845 3	36.243 2	92.584 2214.372	74.267 19	41.101 17	89.814 15	135.713 1444.646	14.929 13	13.403 12	31.429 1	104.461	-985.544
336U TS		OSC <sub>in</sub> POWI	Re ZOSC <sub>in</sub> Z (Ω)	32.878 -67	67.479	739.926 -3754.673 3826.886	544.280 -3078.845 3126.584	416.644 -2536.243 2570.238	309.867 -21	227.640 -1974.267 1987.347	214.873 -1741.101 1754.310	9.812 -15	160.401 -14	141.501 -1314.929 1322.520	121.612 -1213.403 1219.482	116.385 -1131.429 1137.399	109.381 -1064.461 1070.066	
P/LMX2		z	IZOSC <sub>in</sub>   Z <sub>(Ω)</sub>	66.234 28	15.994 12							11.923						39.919
U TSSO		UFFER DOW	In ZOSC <sub>in</sub> IZC (Ω)	5.209 118	322 764	3.060 579	7.094 455	-3761.566 3765.044	3.351 320	-2879.931 2880.631	-2543.330 2545.222	1.221	-2106.253 2107.405	-1926.889 1928.604	175	-1662.230 1662.666	-1547.816 1548.263	9.460 143
LMX2335U TSSOP/LMX2336U TS	25°C)	OSC, BUFFER POWERED DOWN		985.863 -11825.209 11866.234 2832.878 -6774.525 7342.982	60 -7640	42 -5790	74 -4547		26 -3200			70 -2340			46.548 -1750.824 1751.443			51 -1439
-	0V (T <sub>A</sub> =	_	Re IZOSC <sub>in</sub> I ZOSC <sub>in</sub> (Ω)		18 294.4	53 266.9	56 197.8	94 161.8	35 141.3	96 63.505	91 98.108	30 89.27	30 69.675	83 81.310		49 38.046	32 37.202	96 36.3
	$V_{CC} = 3.0V (T_A = 25^{\circ}C)$	FFER	(C)	6 8321.9	7 5667.2	8 4292.3	'8 3459.4 <sup>t</sup>	3 2838.7	17 2460.00	6 2191.0	1944.0	1770.4	1598.0	71 1470.5	1346.50	1261.3	1184.6	11 1095.2
		OSCII BUFFER	Im ZOSC <sub>in</sub> (Ω)	2291.113 -8000.376 8321.972	1202.389 -5538.197 5667.218 294.460 -7640.322 7645.994 1267.479 4861.053 5023.579	791.970   -4218.658   4292.353   266.942   -5793.060   5799.207	527.664 -3418.978 3459.456 197.874 -4547.094 4551.397	343.020  -2817.993   2838.794   161.801	316.446  -2439.647   2460.085   141.326   -3203.351   3206.467	228.526 -2179.146 2191.096	211.659 -1932.535 1944.091	163.618 -1762.903 1770.480 89.270 -2340.221 2341.923 169.812 -1589.814 1599.857	163.733 -1589.620 1598.030	148.446 -1463.071 1470.583	130.683 -1340.206 1346.562	126.059 -1255.034 1261.349	115.848 -1178.954 1184.632	-1089.93
		20	Re ZOSC <sub>m</sub> (Ω)	2291.113														40.0   108.280   -1089.931   1095.296   36.351   -1439.460   1439.919   100.267
			Fosc (MHz)	5.0	7.5	10.0	12.5	15.0	17.5	20.0	22.5	25.0	27.5	30.0	32.5	35.0	37.5	40.0






101367A1

LMX2336U UTCSP OSC<sub>in</sub> Input Impedance Table

						LMX2336U UTCSP ZOSC <sub>in</sub>	TCSP ZOSC	Ğ				
			V <sub>cc</sub> = 3.0V	= 3.0V (T <sub>A</sub> = 25°C)					V <sub>cc</sub> = 5.5V	= 5.5V (T <sub>A</sub> = 25°C)		
	0 4	OSC <sub>in</sub> BUFFER POWERED UP	<b>8</b> . <b>₽</b>	Po	OSC <sub>in</sub> BUFFER POWERED DOWN	WN NN	0 6	OSC <sub>in</sub> BUFFER POWERED UP	æ	Po	OSC <sub>in</sub> BUFFER POWERED DOWN	~ X
F <sub>osc</sub>	Re ZOSCin (Ω)	Im ZOSC <sub>in</sub> (Ω)	IZOSC <sub>in</sub> l (Ω)	Re ZOSCin (Ω)	Im ZOSC <sub>in</sub> (Ω)	IZOSC <sub>in</sub> l (Ω)	Re ZOSCin (Ω)	Im ZOSC <sub>in</sub> (Ω)	IZOSC <sub>in</sub> l (Ω)	Re ZOSCin (Ω)	Im ZOSC <sub>in</sub> (Ω)	IZOSC <sub>in</sub> l (Ω)
5.0	5918.57	-9897.80	11532.39	1822.62	-19947.73	20030.82	4982.73	-7668.32	9144.98	2478.02	-19591.11	19747.21
7.5	3097.46	-7441.43	8060.35	2238.93	-12114.22	12319.38	2742.97	-6062.16	6653.85	2483.54	-12531.99	12775.71
10.0	1695.22	-5720.83	5966.72	998.16	-9046.84	9101.74	1582.29	-4875.36	5125.70	1064.38	-9063.97	9126.25
12.5	1241.03	-4759.14	4918.29	660.39	-7338.93	7368.58	1150.39	-4034.66	4195.46	621.48	-7679.86	7704.97
15.0	820.55	-3955.33	4039.55	471.57	-6142.40	6160.48	861.48	-3448.80	3554.76	591.34	-6481.87	6208.79
17.5	646.18	-3417.20	3477.76	317.24	-5165.41	5175.14	599.49	-3009.04	3068.18	154.67	-5518.01	5520.17
20.0	520.20	-3006.22	3050.90	223.35	-4567.95	4573.41	491.78	-2647.38	2692.67	120.99	-4867.07	4868.57
22.5	459.63	-2666.05	2705.38	219.57	-4040.96	4046.92	396.64	-2342.62	2375.96	137.85	-4301.63	4303.84
25.0	391.21	-2398.19	2429.89	172.20	-3664.77	3668.81	323.46	-2108.25	2132.92	89.00	-3864.60	3865.62
27.5	348.79	-2210.66	2238.01	169.02	-3291.50	3295.84	312.14	-1920.70	1945.90	114.48	-3476.68	3478.56
30.0	285.07	-1996.71	2016.96	110.02	-3005.42	3007.43	260.59	-1763.82	1782.97	121.11	-3185.26	3187.56
32.5	267.83	-1847.30	1866.61	117.14	-2725.46	2727.97	239.41	-1612.35	1630.02	111.70	-2876.34	2878.50
35.0	252.27	-1719.32	1737.73	114.38	-2558.44	2561.00	222.16	-1503.76	1520.08	115.42	-2690.37	2692.84
37.5	224.94	-1639.80	1655.15	70.31	-2408.64	2409.67	191.46	-1422.88	1435.71	48.06	-2550.41	2550.86
40.0	208.96	-1512.91	1527.27	76.50	-2242.79	2244.09	180.75	-1329.24	1341.47	72.61	-2353.73	2354.85
												101367A2

### **Charge Pump Current Specification Definitions**



I1 = Charge Pump Sink Current at  $VD_0 = V_P - \Delta V$ 

I2 = Charge Pump Sink Current at  $VD_0 = V_P/2$ 

I3 = Charge Pump Sink Current at  $VD_0 = \Delta V$ 

I4 = Charge Pump Source Current at  $VD_0 = V_P - \Delta V$ 

I5 = Charge Pump Source Current at VD<sub>0</sub> = V<sub>P</sub>/2

I6 = Charge Pump Source Current at  $VD_0 = \Delta V$ 

 $\Delta V = Voltage$  offset from the positive and negative rails. Dependent on the VCO tuning range relative to  $V_{CC}$  and GND. Typical values are between 0.5V and 1.0V.

 $\mathrm{V}_{\mathrm{P}}$  refers to either  $\mathrm{V}_{\mathrm{P}}$  RF1 or  $\mathrm{V}_{\mathrm{P}}$  RF2

 $\mathrm{VD_o}$  refers to either  $\mathrm{VD_o}$  RF1 or  $\mathrm{VD_o}$  RF2

 ${\rm ID_0}$  refers to either  ${\rm ID_0}$  RF1 or  ${\rm ID_0}$  RF2

### Charge Pump Output Current Magnitude Variation Vs Charge Pump Output Voltage

$$ID_o Vs VD_o = \frac{(|II| - |I3|)}{(|II| + |I3|)} \times 100\%$$

$$= \frac{(|I4| - |I6|)}{(|I4| + |I6|)} \times 100\%$$

### Charge Pump Output Sink Current Vs Charge Pump Output Source Current Mismatch

$$ID_o$$
 SINK Vs  $ID_o$  SOURCE = 
$$\frac{|I2| - |I5|}{\frac{1}{2}(|I2| + |I5|)} \times 100\%$$


### **Charge Pump Output Current Magnitude Variation Vs Temperature**

$$ID_{o} \text{ Vs } T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A} = 25^{\circ}\text{C}}}{|I_{2}||_{T_{A} = 25^{\circ}\text{C}}} \times 100\%$$

$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A} = 25^{\circ}\text{C}}}{|I_{5}||_{T_{A} = 25^{\circ}\text{C}}} \times 100\%$$

### **Test Setups**

### LMX2335U and LMX2336U Charge Pump Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's RF1 charge pump sink current. The same setup is used for the LMX2336TMEB/LMX2336SLEEB Evaluation Boards. The RF2 charge pump measurement setup is similar to the RF1 charge pump measurement setup. The purpose of this test is to assess the functionality of the RF1 charge pump.

This setup uses an open loop configuration. A power supply is connected to  $\rm V_{cc}$  and swept from 2.7V to 5.5V. By means of a signal generator, a 10 MHz signal is typically applied to the  $\rm f_{IN}$  RF1 pin. The signal is one of two inputs to the phase detector. The 3 dB pad provides a 50  $\Omega$  match between the PLL and the signal generator. The OSC in pin is tied to  $\rm V_{cc}$ . This establishes the other input to the phase detector. Alternatively, this input can be tied directly to the ground plane. With the  $\rm D_o$  RF1 pin connected to a Semiconductor Parameter Analyzer in this way, the sink, source, and TRI-STATE currents can be measured by simply toggling the **Phase Detector Polarity** and **Charge Pump State** states in Code Loader. Similarly, the LOW and HIGH currents can be measured by switching the **Charge Pump Gain's** state between **1X** and **4X** in Code Loader.

Let  $F_r$  represent the frequency of the signal applied to the OSC<sub>in</sub> pin, which is simply zero in this case (DC), and let  $F_p$  represent the frequency of the signal applied to the  $f_{\rm IN}$  RF1 pin. The phase detector is sensitive to the rising edges of  $F_r$  and  $F_p$ . Assuming positive VCO characteristics; the charge pump turns ON and sinks current when the first rising edge of  $F_p$  is detected. Since  $F_r$  has no rising edge, the charge pump continues to sink current indefinitely.


Toggling the **Phase Detector Polarity** state to negative VCO characteristics allows the measurement of the RF1 charge pump source current. Likewise, selecting **TRI-STATE** (TRI-STATE ID $_{\rm o}$  RF1 Bit = 1) for **Charge Pump State** in Code Loader facilitates the measurement of the TRI-STATE current

The measurements are repeated at different temperatures, namely  $T_A = -40^{\circ}C$ ,  $+25^{\circ}C$ , and  $+85^{\circ}C$ .

The LMX2335U charge pump test setup is very much similar to the above test setup.

### Test Setups (Continued)

### LMX2335U and LMX2336U f<sub>IN</sub> Sensitivity Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's RF1 input sensitivity level. The same setup is used for the LMX2336TMEB/LMX2336SLEEB Evaluation Boards. The RF2 input sensitivity test setup is similar to the RF1 sensitivity test setup. The purpose of this test is to measure the acceptable signal level to the  $f_{\rm IN}$  RF1 input of the PLL chip. Outside the acceptable signal range, the feedback divider begins to divide incorrectly and miscount the frequency.

The setup uses an open loop configuration. A power supply is connected to  $V_{\rm cc}$  and the bias voltage is swept from 2.7V to 5.5V. The RF2 PLL is powered down (PWDN RF2 Bit = 1). By means of a signal generator, an RF signal is applied to the  $f_{\rm IN}$  RF1 pin. The 3 dB pad provides a 50  $\Omega$  match between the PLL and the signal generator. The OSC $_{\rm in}$  pin is tied to  $V_{\rm cc}$ . The N value is typically set to 10000 in Code Loader, i.e. RF1 N\_CNTRB Word = 156 and RF1 N\_CNTRA Word = 16 for PRE RF1 Bit = 0. The feedback divider output is routed to the  $F_{\rm o}$ LD pin by selecting the **RF1 PLL N Divider Output** word ( $F_{\rm o}$ LD Word = 6 or 14) in Code Loader. A Universal Counter is connected to the  $F_{\rm o}$ LD pin and tied to


the 10 MHz reference output of the signal generator. The output of the feedback divider is thus monitored and should be equal to  $f_{\rm IN}$  RF1 / N.

The  $f_{\rm IN}$  RF1 input frequency and power level are then swept with the signal generator. The measurements are repeated at different temperatures, namely  $T_{\rm A} = -40\,^{\circ}{\rm C}$ ,  $+25\,^{\circ}{\rm C}$ , and  $+85\,^{\circ}{\rm C}$ . Sensitivity is reached when the frequency error of the divided RF input is greater than or equal to 1 Hz. The power attenuation from the cable and the 3 dB pad must be accounted for. The feedback divider will actually miscount if too much or too little power is applied to the  $f_{\rm IN}$  RF1 input. Therefore, the allowed input power level will be bounded by the upper and lower sensitivity limits. In a typical application, if the power level to the  $f_{\rm IN}$  RF1 input approaches the sensitivity limits, this can introduce spurs and degradation in phase noise. When the power level gets even closer to these limits, or exceeds it, then the RF1 PLL loses lock.

The LMX2335U  $f_{\rm IN}$  sensitivity test setup is very much similar to the above test setup.

### Test Setups (Continued)

### LMX2335U and LMX2336U OSC<sub>in</sub> Sensitivity Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's OSC $_{in}$  buffer sensitivity level. The same setup is used for the LMX2336TMEB/LMX2336SLEEB Evaluation Boards. This setup is similar to the  $f_{iN}$  sensitivity setup except that the signal generator is now connected to the OSC $_{in}$  pin and both  $f_{iN}$  pins are tied to  $V_{CC}$ . The 51  $\Omega$  shunt resistor matches the OSC $_{in}$  input to the signal generator. The R counter is typically set to 1000, i.e. RF1 R\_CNTR Word = 1000 or RF2 R\_CNTR Word = 1000. The reference divider output is routed to the  $F_o$ LD pin by selecting the **RF1 PLL R Divider Output** word ( $F_o$ LD Word = 2 or 10) or the **RF2 PLL R Divider Output** word ( $F_o$ LD Word = 1 or 9) in Code Loader. Similarly, a Universal


Counter is connected to the  $\rm F_oLD$  pin and is tied to the 10 MHz reference output from the signal generator. The output of the reference divider is monitored and should be equal to  $\rm OSC_{in}/$  RF1 R\_CNTR or  $\rm OSC_{in}/$  RF2 R\_CNTR.

Again,  $V_{CC}$  is swept from 2.7V to 5.5V. The OSC<sub>in</sub> input frequency and voltage level are then swept with the signal generator. The measurements are repeated at different temperatures, namely  $T_A = -40^{\circ}\text{C}$ ,  $+25^{\circ}\text{C}$ , and  $+85^{\circ}\text{C}$ . Sensitivity is reached when the frequency error of the divided input signal is greater than or equal to 1 Hz.

The LMX2335U OSC<sub>in</sub> sensitivity test setup is very much similar to the above test setup.

### Test Setups (Continued)

### LMX2335U and LMX2336U f<sub>IN</sub> Impedance Test Setup



The block diagram above illustrates the setup required to measure the LMX2336U device's RF1 input impedance. The RF2 input impedance and reference oscillator impedance setups are very much similar. The same setup is used for a LMX2336TMEB Evaluation Board. Measuring the device's input impedance facilitates the design of appropriate matching networks to match the PLL to the VCO, or in more critical situations, to the characteristic impedance of the printed circuit board (PCB) trace, to prevent undesired transmission line effects.

Before the actual measurements are taken, the Network Analyzer needs to be calibrated, i.e. the error coefficients need to be calculated. Therefore, three standards will be used to calculate these coefficients: an **open**, **short** and a **matched load**. A 1-port calibration is implemented here.

To calculate the coefficients, the PLL chip is first removed from the PCB. The Network Analyzer port is then connected to the RF1 OUT connector of the evaluation board and the desired operating frequency is set. The typical frequency range selected for the LMX2336U device's RF1 synthesizer is from 100 MHz to 2000 MHz. The standards will be located down the length of the RF1 OUT transmission line. The transmission line adds electrical length and acts as an offset from the reference plane of the Network Analyzer; therefore, it must be included in the calibration. Although not shown, 0  $\Omega$  resistors are used to complete the RF1 OUT transmission line (trace).


To implement an **open** standard, the end of the RF1 OUT trace is simply left open. To implement a **short** standard, a 0  $\Omega$  resistor is placed at the end of the RF1 OUT transmission line. Last of all, to implement a **matched load** standard, two 100  $\Omega$  resistors in parallel are placed at the end of the RF1 OUT transmission line. The Network Analyzer calculates the calibration coefficients based on the measured S<sub>11</sub> parameters. With this all done, calibration is now complete.

The PLL chip is then placed on the PCB. A power supply is connected to  $V_{\rm CC}$  and the bias voltage is swept from 2.7V to 5.5V. The  ${\sf OSC_{in}}$  pin is tied to the ground plane. Alternatively, the  ${\sf OSC_{in}}$  pin can be tied to  $V_{\rm CC}.$  In this setup, the complementary input ( $\overline{f_{\sf IN}}$  RF1) is AC coupled to ground. With the Network Analyzer still connected to RF1 OUT, the measured  $f_{\sf IN}$  RF1 impedance is displayed.

**Note:** The impedance of the reference oscillator is measured when the oscillator buffer is powered up (PWDN RF1 Bit = 0 or PWDN RF2 Bit = 0), and when the oscillator buffer is powered down (PWDN RF1 Bit = 1 and PWDN RF2 Bit = 1).

The LMX2335U  $f_{\rm IN}$  impedance test setup is very much similar to the above test setup. Note that there are no complementary inputs in the LMX2335U device.

### LMX2335U and LMX2336U Serial Data Input Timing



### Notes:

- 1. Data is clocked into the 22-bit shift register on the rising edge of Clock
- 2. The MSB of Data is shifted in first.

### 1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2335U or LMX2336U, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, programmable reference R and feedback N frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the reference divider to obtain a comparison reference frequency. This reference signal, F<sub>r</sub>, is then presented to the input of a phase/frequency detector and compared with the feedback signal,  $F_{\rm p}$ , which was obtained by dividing the VCO frequency down by way of the feedback divider. The phase/frequency detector measures the phase error between the  $F_r$  and  $F_p$  signals and outputs control signals that are directly proportional to the phase error. The charge pump then pumps charge into or out of the loop filter based on the magnitude and direction of the phase error. The loop filter converts the charge into a stable control voltage for the VCO. The phase/frequency detector's function is to adjust the voltage presented to the VCO until the feedback signal's frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the feedback divider ratio.

### 1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for both the RF1 and RF2 PLLs is provided from an external reference via the OSC $_{\rm in}$  pin. The reference buffer circuit supports input frequencies from 5 to 40 MHz with a minimum input sensitivity of 0.5 V $_{\rm PP}$ . The reference buffer circuit has an approximate V $_{\rm CC}/2$  input threshold and can be driven from an external CMOS or TTL logic gate. Typically, the OSC $_{\rm in}$  pin is connected to the output of a crystal oscillator.

### 1.2 REFERENCE DIVIDERS (R COUNTERS)

The reference dividers divide the reference input signal, OSC<sub>in</sub>, by a factor of R. The output of the reference divider circuits feeds the reference input of the phase detector. This reference input to the phase detector is often referred to as the comparison frequency. The divide ratio should be chosen such that the maximum phase comparison frequency ( $F_{\phi RF1}$  or  $F_{\phi RF2}$ ) of 10 MHz is not exceeded.

The RF1 and RF2 reference dividers are each comprised of 15-bit CMOS binary counters that support a continuous integer divide ratio from 3 to 32767. The RF1 and RF2 reference divider circuits are clocked by the output of the reference buffer circuit which is common to both.

### 1.3 PRESCALERS

The  $f_{\rm IN}$  RF1 ( $f_{\rm IN}$  RF2) and  $\overline{f_{\rm IN}}$  RF1 ( $\overline{f_{\rm IN}}$  RF2) input pins of the LMX2336U device drives the input of a bipolar, differential-pair amplifier. The output of the bipolar, differential-pair amplifier drives a chain of ECL D-type flip-flops in a dual modu-

lus configuration. The output of the prescaler is used to clock the subsequent feedback dividers. The complementary inputs of both the RF1 and RF2 synthesizers can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. A 64/65 or a 128/129 prescale ratio can be selected for the both the RF1 and RF2 synthesizers. On the other hand, the LMX2335U PLL is only intended for single ended operation. Similarly, a 64/65 or a 128/129 prescale ratio can be selected for both the RF1 and RF2 synthesizers.

### 1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N COUNTERS)

The programmable feedback dividers operate in concert with the prescalers to divide the input signal  $f_{\text{IN}}$  by a factor of N. The output of the programmable reference divider is provided to the feedback input of the phase detector circuit. The divide ratio should be chosen such that the maximum phase comparison frequency ( $F_{\varphi RF1}$  or  $F_{\varphi RF2}$ ) of 10 MHz is not exceeded.

The programmable feedback divider circuit is comprised of an A counter (swallow counter) and a B counter (programmble binary counter). The RF1 N CNTRA counter and RF2 N\_CNTRA counter are both 7-bit CMOS swallow counters, programmable from 0 to 127. The RF1 N\_CNTRB and RF2 N\_CNTRB counters are both 11-bit CMOS binary counters, programmable from 3 to 2047. A continuous integer divide ratio is achieved if  $N \ge P^* (P-1)$ , where P is the value of the prescaler selected. Divide ratios less than the minimum continuous divide ratio are achievable as long as the binary programmable counter value is greater than the swallow counter value (N\_CNTRB ≥ N\_CNTRA). Refer to **Sections** 2.5.1, 2.5.2, 2.7.1 and 2.7.2 for details on how to program the N\_CNTRA and N\_CNTRB counters. The following equations are useful in determining and programming a particular value of N:

 $N = (P \times N\_CNTRB) + N\_CNTRA$ 

 $f_{IN} = N \times F_{\phi}$ 

### **Definitions:**

F<sub>o</sub>: RF1 or RF2 phase detector comparison

frequency

 $f_{\text{IN}}$ : RF1 or RF2 input frequency N\_CNTRA: RF1 or RF2 A counter value

N\_CNTRB: RF1 or RF2 B counter value
P: Preset modulus of the dual modulus

prescaler

LMX2335U RF1 synthesizer: P = 64 or 128 LMX2336U RF1 synthesizer: P = 64 or 128 LMX2335U RF2 synthesizer: P = 64 or 128 LMX2336U RF2 synthesizer: P = 64 or 128


### 1.0 Functional Description (Continued)

### 1.5 PHASE/FREQUENCY DETECTORS

The RF1 and RF2 phase/frequency detectors are driven from their respective N and R counter outputs. The maximum frequency for both the RF1 and RF2 phase detector inputs is 10 MHz. The phase/frequency detector outputs control the respective charge pumps. The polarity of the pump-up or pump-down control signals are programmed using the PD\_POL RF1 or PD\_POL RF2 control bits, de-

pending on whether the RF1 or RF2 VCO characteristics are positive or negative. Refer to **Sections 2.4.2** and **2.6.2** for more details. The phase/frequency detectors have a detection range of  $-2\pi$  to  $+2\pi$ . The phase/frequency detectors also receive a feedback signal from the charge pump in order to eliminate dead zone.

### PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS



### Notes:

- 1. The minimum width of the pump-up and pump-down current pulses occur at the Do RF1 or Do RF2 pins when the loop is phase locked.
- 2. The diagram assumes positive VCO characteristics, i.e. PD\_POL RF1 or PD\_POL RF2 = 1.
- 3.  $F_r$  is the phase detector input from the reference divider (R counter).
- 4. F<sub>p</sub> is the phase detector input from the programmable feedback divder (N counter).
- 5. Do refers to either the RF1 or RF2 charge pump output.

### 1.6 CHARGE PUMPS

The charge pump directs charge into or out of an external loop filter. The loop filter converts the charge into a stable control voltage which is applied to the tuning input of the VCO. The charge pump steers the VCO control voltage towards  $V_{\rm P}$  RF1 or  $V_{\rm P}$  RF2 during pump-up events and towards GND during pump-down events. When locked,  $D_{\rm o}$  RF1 or  $D_{\rm o}$  RF2 are primarily in a TRI-STATE mode with small corrections occuring at the phase comparator rate. The charge pump output current magnitude can be selected by toggling the  $ID_{\rm o}$  RF1 or  $ID_{\rm o}$  RF2 control bits.

### 1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface is comprised of three signal pins: Clock, Data and LE (Latch Enable). Serial data is clocked into the 22-bit shift register on the rising edge of Clock. The last two bits decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of four control registers depending on the state of the address bits. The MSB of Data is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in Section 2.0 Programming Description.

### 1.8 MULTI-FUNCTION OUTPUTS

The F<sub>o</sub>LD output pin is a multi-function output that can be configured as the RF1 FastLock output, a push-pull analog lock detect output, counter reset, or used to monitor the output of the various reference divider (R counter) or feedback divider (N counter) circuits. The F<sub>o</sub>LD control word is used to select the desired output function. When the PLL is in powerdown mode, the F<sub>o</sub>LD output is pulled to a LOW state. A complete programming description of the multi-function output is provided in **Section 2.8 F<sub>o</sub>LD**.

### 1.8.1 Push-Pull Analog Lock Detect Output

An analog lock detect status generated from the phase detector is available on the  $F_o LD$  output pin if selected. The lock detect output goes HIGH when the charge pump is inactive. It goes LOW when the charge pump is active during a comparison cycle. When viewed with an oscilloscope, narrow negative pulses are observed when the charge pump turns on. The lock detect output signal is a push-pull configuration.

Three separate lock detect signals are routed to the multiplexer. Two of these monitor the 'lock' status of the individual synthesizers. The third detects the condition when both the RF1 and RF2 synthesizers are in a 'locked state'. External circuitry however, is required to provide a steady DC signal to indicate when the PLL is in a locked state. Refer to  $\bf Section~2.8~F_oLD$  for details on how to program the different lock detect options.

### 1.0 Functional Description (Continued)

### 1.8.2 Open Drain FastLock Output

The LMX233xU Fastlock feature allows faster loop response time during lock aquisition. The loop response time (lock time) can be approximately halved if the loop bandwidth is doubled. In order to achieve this, the same gain/ phase relationship at twice the loop bandwidth must be maintained. This can be achieved by increasing the charge pump current from 0.95 mA (ID, RF1 Bit = 0) in the steady state mode, to 3.8 mA (ID, RF1 Bit = 1) in Fastlock. When the F<sub>2</sub>LD output is configured as a FastLock output, an open drain device is enabled. The open drain device switches in a parallel resistor R2' to ground, of equal value to resistor R2 of the external loop filter. The loop bandwidth is effectively doubled and stability is maintained. Once locked to the correct frequency, the PLL will return to a steady state condition. Refer to Section 2.8 FoLD for details on how to configure the FoLD output to an open drain Fastlock output.

### 1.8.3 Counter Reset

Three separate counter reset functions are provided. When the  $F_o LD$  is programmed to **Reset RF2 Counters**, both the RF2 feedback divider and the RF2 reference divider are held at their load point. When the **Reset RF1 Counters** is programmed, both the RF1 feedback divider and the RF1 reference divider are held at their load point. When the **Reset All Counters** mode is enabled, all feedback dividers and reference dividers are held at their load point. When the device is programmed to normal operation, both the feedback divider and reference divider are enabled and resume counting in 'close' alignment to each other. Refer to **Section 2.8 F\_o LD** for more details.

### 1.8.4 Reference Divider and Feedback Divider Output

The outputs of the various N and R dividers can be monitored by selecting the appropriate  $F_oLD$  word. This is essential when performing  $OSC_{in}$  or  $f_{iN}$  sensitivity measurements. Refer to the **Test Setups** section for more details. Refer to **Section 2.8**  $F_oLD$  for more details on how to route the appropriate divider output to the  $F_oLD$  pin.

### 1.9 POWER CONTROL

Each synthesizer in the LMX2335U or LMX2336U is individually power controlled by device powerdown bits. The powerdown word is comprised of the PWDN RF1 (PWDN RF2) bit, in conjuction with the TRI-STATE ID<sub>o</sub> RF1 (TRI-STATE ID<sub>o</sub> RF2) bit. The powerdown control word is used to set the operating mode of the device. Refer to Sections 2.4.4, 2.5.4, 2.6.4, and 2.7.4 for details on how to program the RF1 or RF2 powerdown bits.

When either the RF1 synthesizer or the RF2 synthesizer enters the powerdown mode, the respective prescaler, phase detector, and charge pump circuit are disabled. The  $D_0$  RF1 ( $D_0$  RF2),  $f_{IN}$  RF1 ( $f_{IN}$  RF2), and  $\overline{f_{IN}}$  RF1 ( $\overline{f_{IN}}$  RF2) pins are all forced to a high impedance state. The reference divider and feedback divider circuits are held at the load point during powerdown. The oscillator buffer is disabled when both the RF1 and RF2 synthesizers are powered down. The OSC<sub>in</sub> pin is forced to a HIGH state through an approximate 100 k $\Omega$  resistance when this condition exists. When either synthesizer is activated, the respective prescaler, phase detector, charge pump circuit, and the oscillator buffer are all powered up. The feedback divider, and the reference divider are held at load point. This allows the reference oscillator, feedback divider, reference divider and prescaler circuitry to reach proper bias levels. After a finite delay, the feedback and reference dividers are enabled and they resume counting in 'close' alignment (the maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching data while in the powerdown mode.

### Synchronous Powerdown Mode

In this mode, the powerdown function is gated by the charge pump. When the device is configured for synchronous powerdown, the device will enter the powerdown mode upon completion of the next charge pump pulse event.

### **Asynchronous Powerdown Mode**

In this mode, the powerdown function is NOT gated by the completion of a charge pump pulse event. When the device is configured for asynchronous powerdown, the part will go into powerdown mode immediately.

TRI-STATE ID <sub>o</sub>	PWDN	Operating Mode
0	0	PLL Active, Normal Operation
1	0	PLL Active, Charge Pump Output in High Impedance State
0	1	Synchronous Powerdown
1	1	Asynchronous Powerdown

### Notes:

- 1. TRI-STATE  $\rm ID_o$  refers to either the TRI-STATE  $\rm ID_o$  RF1 or TRI-STATE  $\rm ID_o$  RF2 bit .
- 2. PWDN refers to either the PWDN RF1 or PWDN RF2 bit.

### 2.0 Programming Description

### 2.1 MICROWIRE INTERFACE

The 22-bit shift register is loaded via the MICROWIRE interface. The shift register consists of a 20-bit *Data[19:0] Field* and a 2-bit *Address[1:0] Field* as shown below. The Address Field is used to decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of 4 control registers depending on the state of the address bits. The MSB of Data is loaded in first. The Data Field assignments are shown in **Section 2.3 CONTROL REGISTER CONTENT MAP**.

MSB		LSB
Data[19:0]		Address[1:0]
21	2	1 0

### 2.2 CONTROL REGISTER LOCATION

The address bits Address[1:0] decode the internal register address. The table below shows how the address bits are mapped into the target control register.

Address[1:0]		Target
Field		Register
0	0	RF2 R
0	1	RF2 N
1	0	RF1 R
1	1	RF1 N

### 2.3 CONTROL REGISTER CONTENT MAP

The control register content map describes how the bits within each control register are allocated to specific control functions.

(Continued)
<b>Description</b>
<b>Programming</b>
2.0

Reg.	Reg. Most Significant Bit	ignifical	nt Bit							SHIFT	SHIFT REGISTER BIT LOCATION	TER BIT	LOCA.	TION						Least	Least Significant Bit	ant Bit
	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0
										Data Field	Field										Ada	Address
																					Fį	Field
RF2	RF2 F <sub>o</sub> LD0 F <sub>o</sub> LD2 TRI-	F <sub>o</sub> LD2		ا ا	PD_																	
r			STATE ID <sub>o</sub> RF2	HF2	POL RF2							RF2 R	RF2 R_CNTR[14:0]	[14:0]							0	0
RF2		PRE																				
z	RF2	RF2				RF.	RF2 N_CNTRB[10:0]	'RB[10:(	[[							RF2 N	RF2 N_CNTRA[6:0]	4[6:0]			0	-
BF1		F <sub>o</sub> LD1 F <sub>o</sub> LD3 TRI-		°	PD_																	
Œ			STATE ID <sub>o</sub> RF1	F4	POL RF1							RF1 R	RF1 R_CNTR[14:0]	[14:0]							<del>-</del>	0
RF1	PWDN	PRE																				
z	RF1	RF1				AF.	RF1 N_CNTRB[10:0]	'RB[10:(	[[							RF1 N	RF1 N_CNTRA[6:0]	4[6:0]			-	-

#### 2.4 RF2 R REGISTER

The RF2 R register contains the RF2 R\_CNTR, PD\_POL RF2, ID $_{\rm o}$  RF2, and TRI-STATE ID $_{\rm o}$  RF2 control words, in addition to two bits that compose the F $_{\rm o}$ LD control word. The detailed description and programming information for each control word is discussed in the following sections. RF2 R\_CNTR[14:0]

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS <sup>*</sup>	ΓER E	IT LC	CATI	ON				Leas	t Sigr	nificar	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										Data	Field										Add	ress
										Dala	rieiu										Fie	eld
			TRI-																			
RF2	E 1 D0		STATE	IDo	PD_ POL						F	RF2 R	CNT	R[14:0	01						0	0
R	F <sub>o</sub> LD0	r <sub>o</sub> LD2	ID <sub>0</sub>	RF2	RF2										-,							
			RF2		1112																	

#### 2.4.1 RF2 R\_CNTR[14:0] RF2 SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) RF2 R[2:16]

The RF2 reference divider (RF2 R\_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio							RF2 F	_CNTF	R[14:0]						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


#### 2.4.2 PD\_POL RF2 RF2 SYNTHESIZER PHASE DETECTOR POLARITY

RF2 R[17]

The PD\_POL RF2 bit is used to control the RF2 synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Fund	ction
			0	1
PD_POL RF2	RF2 R[17]	RF2 Phase Detector Polarity	RF2 VCO Negative Tuning Characteristics	RF2 VCO Positive Tuning Characteristics

#### **RF2 VCO Characteristics**



#### 2.4.3 ID<sub>o</sub> RF2 RF2 SYNTHESIZER CHARGE PUMP CURRENT GAIN

RF2 R[18]

The ID<sub>o</sub> RF2 bit controls the RF2 synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID <sub>o</sub> RF2	RF2 R[18]	RF2 Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

#### 2.4.4 TRI-STATE ID. RF2 RF2 SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

RF2 R[19]

The TRI-STATE  $ID_o$  RF2 bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE  $ID_o$  RF2 bit.

Furthermore, the TRI-STATE  ${\rm ID_o}$  RF2 bit operates in conjuction with the PWDN RF2 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
TRI-STATE ID <sub>o</sub> RF2	RF2 R[19]	RF2 Charge Pump TRI-STATE Current	RF2 Charge Pump Normal Operation	RF2 Charge Pump Output in High Impedance State

#### 2.5 RF2 N REGISTER

The RF2 N register contains the RF2 N\_CNTRA, RF2 N\_CNTRB, PRE RF2, and PWDN RF2 control words. The RF2 N\_CNTRA and RF2 N\_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	TER E	IT LC	CAT	ON				Leas	t Sigi	nifica	nt Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						•		•		Data	Field								•			ress eld
RF2 N	PWDN RF2	PRE RF2				RF2	N_CI	NTRB[	[10:0]						F	RF2 N	_CNT	RA[6:	0]		0	1

#### 2.5.1 RF2 N\_CNTRA[6:0] RF2 SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF2 N[2:8]

The RF2 N\_CNTRA control word is used to setup the RF2 synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF2 N\_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio			R	F2 N_CNTRA[6:	0]		
	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

#### 2.5.2 RF2 N\_CNTRB[10:0] RF2 SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER) RF2 N[9:19]

The RF2 N\_CNTRB control word is used to setup the RF2 synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF2 N\_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide					RF2	N_CNTRB[	[10:0]				
Ratio	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

#### 2.5.3 PRE RF2

#### **RF2 SYNTHESIZER PRESCALER SELECT**

RF2 N[20]

The RF2 synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Fund	ction
			0	1
PRE RF2	RF2 N[20]	RF2 Prescaler Select	64/65 Prescaler	128/129 Prescaler
			Selected	Selected

#### 2.5.4 PWDN RF2 RF2 SYNTHESIZER POWERDOWN

RF2 N[21]

The PWDN RF2 bit is used to switch the RF2 PLL between a powered up and powered down mode.

Furthermore, the PWDN RF2 bit operates in conjuction with the TRI-STATE  ${\rm ID_o}$  RF2 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
PWDN RF2	RF2 N[21]	RF2 Powerdown	RF2 PLL Active	RF2 PLL Powerdown

#### 2.6 RF1 R REGISTER

The RF1 R register contains the RF1 R\_CNTR, PD\_POL RF1,  $ID_o$  RF1, and TRI-STATE  $ID_o$  RF1 control words, in addition to two bits that compose the  $F_o$ LD control word. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Most Significant Bit SHIFT REGISTER BIT LOCATION Least Significant Bit SHIFT REGISTER BIT LOCATION												nificar	nt Bit							
	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2													1	0							
		Data Field											Add	Address								
	Data Field										Fie	Field										
RF1			TRI-																			
R			STATE	IDo	PD_		RF1 R_CNTR[14:0]									1	0					
	F <sub>o</sub> LD1	F <sub>0</sub> LD3	IDo	RF1	POL	,										'						
			RF1		RF1																	

#### 2.6.1 RF1 R\_CNTR[14:0] RF1 SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) RF1 R[2:16]

The RF1 reference divider (RF1 R\_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio		RF1 R_CNTR[14:0]													
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


#### 2.6.2 PD\_POL RF1 RF1 SYNTHESIZER PHASE DETECTOR POLARITY

RF1 R[17]

The PD\_POL RF1 bit is used to control the RF1 synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Function		
			0	1	
PD_POL RF1	RF1 R[17]	RF1 Phase Detector	RF1 VCO Negative	RF1 VCO Positive	
		Polarity	Tuning	Tuning	
			Characteristics	Characteristics	

#### **RF1 VCO Characteristics**



#### 2.6.3 ID<sub>o</sub> RF1

#### RF1 SYNTHESIZER CHARGE PUMP CURRENT GAIN

RF1 R[18]

The ID<sub>o</sub> RF1 bit controls the RF1 synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Fund	ction
			0	1
ID <sub>o</sub> RF1	RF1 R[18]	RF1 Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

#### 2.6.4 TRI-STATE ID<sub>o</sub> RF1 RF1 SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

RF1 R[19]

The TRI-STATE ID<sub>o</sub> RF1 bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID<sub>o</sub> RF1 bit.

Furthermore, the TRI-STATE  ${\rm ID_o}$  RF1 bit operates in conjuction with the PWDN RF1 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function		
			0	1	
TRI-STATE ID <sub>o</sub> RF1	RF1 R[19]	RF1 Charge Pump	RF1 Charge Pump	RF1 Charge Pump	
		TRI-STATE Current	Normal Operation	Output in High	
				Impedance State	

#### 2.7 RF1 N REGISTER

The RF1 N register contains the RF1 N\_CNTRA, RF1 N\_CNTRB, PRE RF1, and PWDN RF1 control words. The RF1 N\_CNTRA and RF1 N\_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most Significant Bit SHIFT REGISTER BIT LOCATION Least Signi													nificai	nt Bit
	21	21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2												1	0
		Data Field												ress eld	
RF1	PWDN PRE RF1 N_CNTRB[10:0] RF1 N_CNTRA[6:0]											1	1		

#### 2.7.1 RF1 N CNTRA[6:0] RF1 SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF1 N[2:8]

The RF1 N\_CNTRA control word is used to setup the RF1 synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF1 N\_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio		RF1 N_CNTRA[6:0]											
	6	5	4	3	2	1	0						
0	0	0	0	0	0	0	0						
1	0	0	0	0	0	0	1						
•	•	•	•	•	•	•	•						
127	1	1	1	1	1	1	1						

#### 2.7.2 RF1 N\_CNTRB[10:0] RF1 SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER) RF1 N[9:19]

The RF1 N\_CNTRB control word is used to setup the RF1 synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF1 N\_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		RF1 N_CNTRB[10:0]										
Ratio	10	9	8	7	6	5	4	3	2	1	0	
3	0	0	0	0	0	0	0	0	0	1	1	
4	0	0	0	0	0	0	0	0	1	0	0	
•	•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1	

#### 2.7.3 PRE RF1 RF1 SYNTHESIZER PRESCALER SELECT

The RF1 synthesizer utilizes a selectable dual modulus prescaler.

RF1 N[20]	
-----------	--

Control Bit	Register Location	Description	Fund	ction
			0	1
PRE RF1	RF1 N[20]	RF1 Prescaler Select	64/65 Prescaler Selected	128/129 Prescaler Selected

#### 2.7.4 PWDN RF1 RF1 SYNTHESIZER POWERDOWN

RF1 N[21]

The PWDN RF1 bit is used to switch the RF1 PLL between a powered up and powered down mode.

Furthermore, the PWDN RF1 bit operates in conjuction with the TRI-STATE  ${\rm ID_o}$  RF1 bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Fund	ction
			0	1
PWDN RF1	RF1 N[21]	RF1 Powerdown	RF1 PLL Active	RF1 PLL Powerdown

2.8 F<sub>o</sub>LD[3:0]


**MULTI-FUNCTION OUTPUT SELECT** 

[RF1 R[20], RF2 R[20], RF1 R [21], RF2 R[21]]


The  $F_oLD$  control word is used to select which signal is routed to the  $F_oLD$  pin.

F <sub>o</sub> LD3	F <sub>o</sub> LD2	F <sub>o</sub> LD1	F <sub>o</sub> LD0	F <sub>o</sub> LD Output State
0	0	0	0	LOW Logic State Output
0	0	0	1	RF2 PLL R Divider Output, Push-Pull Output
0	0	1	0	RF1 PLL R Divider Output, Push-Pull Output
0	0	1	1	Open Drain Fastlock Output
0	1	0	0	RF2 PLL Analog Lock Detect, Push-Pull Output
0	1	0	1	RF2 PLL N Divider Output, Push-Pull Output
0	1	1	0	RF1 PLL N Divider Output, Push-Pull Output
0	1	1	1	Reset RF2 Counters, LOW Logic State Output
1	0	0	0	RF1 Analog Lock Detect, Push-Pull Output
1	0	0	1	RF2 PLL R Divider Output, Push-Pull Output
1	0	1	0	RF1 PLL R Divider Output, Push-Pull Output
1	0	1	1	Reset RF1 Counters, LOW Logic State Output
1	1	0	0	RF1 and RF2 Analog Lock Detect, Push-Pull Output
1	1	0	1	RF2 PLL N Divider Output, Push-Pull Output
1	1	1	0	RF1 PLL N Divider Output, Push-Pull Output
1	1	1	1	Reset All Counters, LOW Logic State Output


## **Physical Dimensions** inches (millimeters) unless otherwise noted 7.72 TYP. 4.16 TYP. DIMENSIONS METRIC ONLY $5.0 \pm 0.1$ 0.42 TYP 16 LAND PATTERN RECOMMENDATION GAGE PLANE 6.4 0.25 4.4 ± 0.1 -B-3.2 SEATING PLANE $0.6 \pm 0.1$ DETAIL A TYPICAL, SCALE: 40X □ 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. SEE DETAIL A (0.90)△ 0.1 C ALL LEAD TIPS -C-0.10 ± 0.05 TYP 0.09-0.20 TYP 0.19 - 0.30 TYP 0.13 M B (S) c S Α MTC16 (REV C) 16-Pin Thin Shrink Small Outline Package (TM) **NS Package Number MTC16**




20-Pin Thin Shrink Small Outline Package (TM)
NS Package Number MTC20



RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS






DIMENSIONS ARE IN MILLIMETERS

SLB16A (Rev B)


16-Pin Chip Scale Package (SLB) NS Package Number SLB16A




DIMENSIONS ARE IN MILLIMETERS

### RECOMMENDED LAND PATTERN

1:1 RATIO WITH PACKAGE SOLDER PADS




24-Pin Chip Scale Package (SLB) NS Package Number SLB24A



RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS

DIMENSIONS ARE IN MILLIMETERS



20-Pin Ultra Thin Chip Scale Package (SLE) **NS Package Number SLE20A** 

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Email: support@nsc.com

www.national.com

**National Semiconductor** Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor** Asia Pacific Customer Response Group Tel: 65-2544466

Fax: 65-2504466 Email: ap.support@nsc.com **National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.