

# Low Voltage Zero Delay Buffer

The MPC961 is a 2.5V or 3.3V compatible, 1:18 PLL based zero delay buffer. With output frequencies of up to 200MHz, output skews of 150ps the device meets the needs of the most demanding clock tree applications.

- Fully Integrated PLL
- Up to 200MHz I/O Frequency
- LVCMOS Outputs
- Outputs Disable in High Impedance
- LVCMOS Reference Clock Options
- LQFP Packaging
- ±50ps Cycle-Cycle Jitter
- 150ps Output Skews


The MPC961 is offered with two different input configurations. The MPC961C offers an LVCMOS reference clock while the MPC961P offers an LVPECL reference clock.

When pulled high the OE pin will force all of the outputs (except QFB) into a high impedance state. Because the OE pin does not affect the QFB output, down stream clocks can be disabled without the internal PLL losing lock.

The MPC961 is fully 2.5V or 3.3V compatible and requires no external loop filter components. All control inputs accept LVCMOS compatible levels and the outputs provide low impedance LVCMOS outputs capable of driving terminated 50Ω transmission lines. For series terminated lines the MPC961 can drive two lines per output giving the device an effective fanout of 1:36. The device is packaged in a 32 lead LQFP.



Freescale Semiconductor, Inc.



The MPC961C requires an external RC filter for the analog power supply pin V<sub>CCA</sub>. Please see applications section for details.

**Figure 1. MPC961C Logic Diagram**






Figure 2. 32-Lead Pinout (Top View)

Table 1: PIN CONFIGURATIONS

Pin	I/O	Type	Function
CCLK	Input	LVC MOS	PLL reference clock signal
FB_IN	Input	LVC MOS	PLL feedback signal input, connect to a QFB output
F_RANGE	Input	LVC MOS	PLL frequency range select
OE	Input	LVC MOS	Output enable/disable
Q0 - Q16	Output	LVC MOS	Clock outputs
QFB	Output	LVC MOS	PLL feedback signal output, connect to a FB_IN
GND	Supply	Ground	Negative power supply
VCCA	Supply	VCC	PLL positive power supply (analog power supply). The MPC961C requires an external RC filter for the analog power supply pin VCCA. Please see applications section for details.
VCC	Supply	VCC	Positive power supply for I/O and core
NC			Not connected

Table 2: FUNCTION TABLE

Control	Default	0	1
F_RANGE	0	PLL high frequency range. MPC961C input reference and output clock frequency range is 100 – 200 MHz	PLL low frequency range. MPC961C input reference and output clock frequency range is 50 – 100 MHz
OE	0	Outputs enabled	Outputs disabled (high-impedance state)

**Table 3: ABSOLUTE MAXIMUM RATINGS\***

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	-0.3	3.6	V
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> + 0.3	V
I <sub>IN</sub>	DC Input Current		±20	mA
I <sub>OUT</sub>	DC Output Current		±50	mA
T <sub>S</sub>	Storage Temperature Range	-40	125	°C

\* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

**Table 4: DC CHARACTERISTICS** (V<sub>CC</sub> = 3.3V ± 5%, T<sub>A</sub> = -40° to 85°C)

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V <sub>IH</sub>	Input HIGH Voltage	2.0		V <sub>CC</sub> + 0.3	V	LVC MOS
V <sub>IL</sub>	Input LOW Voltage	-0.3		0.8	V	LVC MOS
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	I <sub>OH</sub> = -20mA <sup>a</sup>
V <sub>OL</sub>	Output LOW Voltage			0.55	V	I <sub>OL</sub> = 20mA <sup>a</sup>
Z <sub>OUT</sub>	Output Impedance		14	20	Ω	
I <sub>IN</sub>	Input Current			±120	μA	
C <sub>IN</sub>	Input Capacitance		4.0		pF	
C <sub>PD</sub>	Power Dissipation Capacitance		8.0	10	pF	Per Output
I <sub>CCA</sub>	Maximum PLL Supply Current		2.0	5.0	mA	V <sub>CCA</sub> Pin
I <sub>CC</sub>	Maximum Quiescent Supply Current				mA	All VCC Pins
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	

a. The MPC961C is capable of driving 50Ω transmission lines on the incident edge. Each output drives one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up two 50Ω series terminated transmission lines.

**Table 5: AC CHARACTERISTICS** (V<sub>CC</sub> = 3.3V ± 5%, T<sub>A</sub> = -40° to 85°C)<sup>a</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition	
f <sub>ref</sub>	Input Frequency	F_RANGE = 0 100 F_RANGE = 1 50		200 100	MHz		
f <sub>max</sub>	Maximum Output Frequency	F_RANGE = 0 100 F_RANGE = 1 50		200 100	MHz		
f <sub>refDC</sub>	Reference Input Duty Cycle	25		75	%		
t <sub>r</sub> , t <sub>f</sub>	TCLK Input Rise/Fall Time			3.0	ns	0.8 to 2.0V	
t(∅)	Propagation Delay (static phase offset)	CCLK to FB_IN	-80		120	ps	PLL locked
t <sub>sk(O)</sub>	Output-to-Output Skew <sup>b</sup>		90	150	ps		
DCO	Output Duty Cycle	F_RANGE = 0 42 F_RANGE = 1 45	50 50	55 55	%		
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time		0.1	1.0	ns	0.55 to 2.4V	
t <sub>PLZ,HZ</sub>	Output Disable Time			10	ns		
t <sub>PZL,LZ</sub>	Output Enable Time			10	ns		
t <sub>JIT(CC)</sub>	Cycle-to-Cycle Jitter	RMS (1 σ) <sup>c</sup>		15	ps		
t <sub>JIT(PER)</sub>	Period Jitter	RMS (1 σ)	7.0	10	ps		
t <sub>JIT(∅)</sub>	I/O Phase Jitter	RMS (1 σ)		15	ns		
t <sub>lock</sub>	Maximum PLL Lock Time			10	ms		

a. AC characteristics apply for parallel output termination of 50Ω to V<sub>TT</sub>

b. See applications section for part-to-part skew calculation

c. See applications section for calculation for other confidence factors than 1 σ

**Table 6: DC CHARACTERISTICS** ( $V_{CC} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ$  to  $85^\circ C$ )

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$V_{IH}$	Input HIGH Voltage	1.7		$V_{CC} + 0.3$	V	LVC MOS
$V_{IL}$	Input LOW Voltage	-0.3		0.7	V	LVC MOS
$V_{OH}$	Output HIGH Voltage	1.8			V	$I_{OH} = -15mA^a$
$V_{OL}$	Output LOW Voltage			0.6	V	$I_{OL} = 15mA^a$
$Z_{OUT}$	Output Impedance		18	26	$\Omega$	
$I_{IN}$	Input Current			$\pm 120$	$\mu A$	
$C_{IN}$	Input Capacitance		4.0		pF	
$C_{PD}$	Power Dissipation Capacitance		8.0	10	pF	Per Output
$I_{CCA}$	Maximum PLL Supply Current		2.0	5.0	mA	$V_{CCA}$ Pin
$I_{CC}$	Maximum Quiescent Supply Current				mA	All VCC Pins
$V_{TT}$	Output Termination Voltage		$V_{CC} \div 2$		V	

a. The MPC961C is capable of driving 50 $\Omega$  transmission lines on the incident edge. Each output drives one 50 $\Omega$  parallel terminated transmission line to a termination voltage of  $V_{TT}$ . Alternatively, the device drives up two 50 $\Omega$  series terminated transmission lines.

**Table 7: AC CHARACTERISTICS** ( $V_{CC} = 2.5V \pm 5\%$ ,  $T_A = -40^\circ$  to  $85^\circ C$ )<sup>a</sup>

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
$f_{ref}$	Input Frequency F_RANGE = 0 F_RANGE = 1	100 50		200 100	MHz	
$f_{max}$	Maximum Output Frequency F_RANGE = 0 F_RANGE = 1	100 50		200 100	MHz	
$f_{refDC}$	Reference Input Duty Cycle	25		75	%	
$t_r, t_f$	TCLK Input Rise/Fall Time			3.0	ns	0.7 to 1.7V
$t(\varnothing)$	Propagation Delay (static phase offset) CCLK to FB_IN	-80		120	ps	PLL locked
$t_{sk(O)}$	Output-to-Output Skew <sup>b</sup>		90	150	ps	
$DC_O$	Output Duty Cycle F_RANGE = 0 F_RANGE = 1	40 45	50 50	60 55	%	
$t_r, t_f$	Output Rise/Fall Time	0.1		1.0	ns	0.6 to 1.8V
$t_{PLZ,HZ}$	Output Disable Time			10	ns	
$t_{PZL,LZ}$	Output Enable Time			10	ns	
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter RMS (1 $\sigma$ ) <sup>c</sup>			15	ps	
$t_{JIT(PER)}$	Period Jitter RMS (1 $\sigma$ )		7.0	10	ps	
$t_{JIT(\varnothing)}$	I/O Phase Jitter RMS (1 $\sigma$ )			15	ns	
$t_{lock}$	Maximum PLL Lock Time			10	ms	

a. AC characteristics apply for parallel output termination of 50 $\Omega$  to  $V_{TT}$

b. See applications section for part-to-part skew calculation


c. See applications section for calculation for other confidence factors than 1  $\sigma$

Freescale Semiconductor, Inc.

**Power Supply Filtering**

The MPC961C is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC961C provides separate power supplies for the output buffers ( $V_{CC}$ ) and the phase-locked loop ( $V_{CCA}$ ) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simplest form of isolation is a power supply filter on the  $V_{CCA}$  pin for the MPC961C.

Figure 3. illustrates a typical power supply filter scheme. The MPC961C is most susceptible to noise with spectral content in the 10kHz to 10MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the  $V_{CC}$  supply and the  $V_{CCA}$  pin of the MPC961C. From the data sheet the  $I_{CCA}$  current (the current sourced through the  $V_{CCA}$  pin) is typically 2mA (5mA maximum), assuming that a minimum of 2.375V ( $V_{CC} = 3.3V$  or  $V_{CC} = 2.5V$ ) must be maintained on the  $V_{CCA}$  pin. The resistor  $R_F$  shown in Figure 3. must have a resistance of 270Ω ( $V_{CC} = 3.3V$ ) or 5 to 15Ω ( $V_{CC} = 2.5V$ ) to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20kHz. As the noise frequency crosses the series resonant point of an individual capacitor it's overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL.



**Figure 3. Power Supply Filter**


Although the MPC961C has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be

adequate to eliminate power supply noise related problems in most designs.

**Driving Transmission Lines**

The MPC961C clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 15Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091.

In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50Ω resistance to  $V_{CC}/2$ . This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC961C clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 4. illustrates an output driving a single series terminated line vs two series terminated lines in parallel. When taken to its extreme the fanout of the MPC961C clock driver is effectively doubled due to its capability to drive multiple lines.



**Figure 4. Single versus Dual Transmission Lines**

The waveform plots of Figure 5. show the simulation results of an output driving a single line vs two lines. In both cases the drive capability of the MPC961C output buffer is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC961C. The output waveform in Figure 5. shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36Ω series resistor plus the output impedance does not match the parallel

Freescale Semiconductor, Inc.

combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_L = V_S (Z_o / (R_s + R_o + Z_o))$$


$$Z_o = 50\Omega \parallel 50\Omega$$

$$R_s = 36\Omega \parallel 36\Omega$$

$$R_o = 14\Omega$$


$$V_L = 3.0 (25 / (18 + 14 + 25)) = 3.0 (25 / 57) = 1.31V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.62V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).



**Figure 5. Single versus Dual Waveforms**

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 6. should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.



**Figure 6. Optimized Dual Line Termination**

SPICE level and IBIS output buffer models are available for engineers who want to simulate their specific interconnect schemes.

### Using the MPC961C in zero-delay applications


Nested clock trees are typical applications for the MPC961C. Designs using the MPC961C as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC961C clock driver allows for its use as a zero delay buffer. By using the QFB output as a feedback to the PLL the propagation delay through the device is virtually eliminated. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device. The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

### Calculation of part-to-part skew

The MPC961C zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC961C are connected together, the maximum overall timing uncertainty from the common CCLK input to any output is:

$$t_{SK(PP)} = t(\varnothing) + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\varnothing)} \cdot CF$$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:



**Figure 7. MPC961C max. device-to-device skew**

Due to the statistical nature of I/O jitter a rms value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 8.



Table 8: Confidence Factor CF

CF	Probability of clock edge within the distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.99999943
± 6σ	0.99999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% (± 3σ) is assumed, resulting in a worst case timing uncertainty from input to any output of -275 ps to 315 ps relative to CCLK:

$$t_{SK(PP)} = [-80ps...120ps] + [-150ps...150ps] + [(15ps \cdot -3)...(15ps \cdot 3)] + t_{PD, LINE(FB)}$$

$$t_{SK(PP)} = [-275ps...315ps] + t_{PD, LINE(FB)}$$

Due to the frequency dependence of the I/O jitter, Figure 8. "Max. I/O Jitter versus frequency" can be used for a more precise timing performance analysis.




Figure 8. Max. I/O Jitter versus frequency

**Power Consumption of the MPC961C and Thermal Management**

The MPC961C AC specification is guaranteed for the entire operating frequency range up to 200 MHz. The MPC961C power consumption and the associated long-term reliability may decrease the maximum frequency limit, depending on operating conditions such as clock frequency, supply voltage, output loading, ambient temperature, vertical

$$P_{TOT} = \left[ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left( N \cdot C_{PD} + \sum_M C_L \right) \right] \cdot V_{CC} \tag{Equation 1}$$

$$P_{TOT} = V_{CC} \cdot \left[ I_{CCQ} + V_{CC} \cdot f_{CLOCK} \cdot \left( N \cdot C_{PD} + \sum_M C_L \right) \right] + \sum_P [DC_Q \cdot I_{OH} \cdot (V_{CC} - V_{OH}) + (1 - DC_Q) \cdot I_{OL} \cdot V_{OL}] \tag{Equation 2}$$

$$T_J = T_A + P_{TOT} \cdot R_{thja} \tag{Equation 3}$$

$$f_{CLOCK,MAX} = \frac{1}{C_{PD} \cdot N \cdot V_{CC}^2} \cdot \left[ \frac{T_{J,MAX} - T_A}{R_{thja}} - (I_{CCQ} \cdot V_{CC}) \right] \tag{Equation 4}$$

convection and thermal conductivity of package and board. This section describes the impact of these parameters on the junction temperature and gives a guideline to estimate the MPC961C die junction temperature and the associated device reliability. For a complete analysis of power consumption as a function of operating conditions and associated long term device reliability please refer to the application note AN1545. According the AN1545, the long-term device reliability is a function of the die junction temperature:

Table 9: Die junction temperature and MTBF

Junction temperature (°C)	MTBF (Years)
100	20.4
110	9.1
120	4.2
130	2.0

Increased power consumption will increase the die junction temperature and impact the device reliability (MTBF). According to the system-defined tolerable MTBF, the die junction temperature of the MPC961C needs to be controlled and the thermal impedance of the board/package should be optimized. The power dissipated in the MPC961C is represented in equation 1.

Where  $I_{CCQ}$  is the static current consumption of the MPC961C,  $C_{PD}$  is the power dissipation capacitance per output,  $(M)\Sigma C_L$  represents the external capacitive output load, N is the number of active outputs (N is always 27 in case of the MPC961C). The MPC961C supports driving transmission lines to maintain high signal integrity and tight timing parameters. Any transmission line will hide the lumped capacitive load at the end of the board trace, therefore,  $\Sigma C_L$  is zero for controlled transmission line systems and can be eliminated from equation 1. Using parallel termination output termination results in equation 2 for power dissipation.

In equation 2, P stands for the number of outputs with a parallel or thevenin termination,  $V_{OL}$ ,  $I_{OL}$ ,  $V_{OH}$  and  $I_{OH}$  are a function of the output termination technique and  $DC_Q$  is the clock signal duty cycle. If transmission lines are used  $\Sigma C_L$  is zero in equation 2 and can be eliminated. In general, the use of controlled transmission line techniques eliminates the impact of the lumped capacitive loads at the end lines and greatly reduces the power dissipation of the device. Equation 3 describes the die junction temperature  $T_J$  as a function of the power consumption.


Where  $R_{thja}$  is the thermal impedance of the package (junction to ambient) and  $T_A$  is the ambient temperature. According to Table 9, the junction temperature can be used to estimate the long-term device reliability. Further, combining equation 1 and equation 2 results in a maximum operating frequency for the MPC961C in a series terminated transmission line system.

**Table 10: Thermal package impedance of the 32ld LQFP**


Convection, LFPM	$R_{thja}$ (1P2S board), K/W
Still air	80
100 lfpm	70
200 lfpm	61
300 lfpm	57
400 lfpm	56
500 lfpm	55

$T_{J,MAX}$  should be selected according to the MTBF system requirements and Table 9.  $R_{thja}$  can be derived from Table 10. The  $R_{thja}$  represent data based on 1S2P boards, using 2S2P boards will result in a lower thermal impedance than indicated below.


If the calculated maximum frequency is below 200 MHz, it becomes the upper clock speed limit for the given application conditions. The following two derating charts describe the safe frequency operation range for the MPC961C. The charts were calculated for a maximum tolerable die junction temperature of 110°C, corresponding to an estimated MTBF of 9.1 years, a supply voltage of 3.3V and series terminated transmission line or capacitive loading. Depending on a given set of these operating conditions and the available device convection a decision on the maximum operating frequency can be made. There are no operating frequency limitations if a 2.5V power supply or the system specifications allow for a MTBF of 4 years (corresponding to a max. junction temperature of 120°C).



**Figure 9. Maximum MPC961C frequency,  $V_{CC} = 3.3V$ , MTBF 9.1 years, driving series terminated transmission lines**




**Figure 10. Maximum MPC961C frequency,  $V_{CC} = 3.3V$ , MTBF 9.1 years, 4 pF load per line**



**Figure 11. TCLK MPC961C AC test reference for  $V_{CC} = 3.3V$  and  $V_{CC} = 2.5V$**





The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 12. Output-to-output Skew  $t_{SK(O)}$






Figure 13. Propagation delay ( $t_{PD}$ , static phase offset) test reference




The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 14. Output Duty Cycle (DC)




The deviation in  $t_0$  for a controlled edge with respect to a  $t_0$  mean in a random sample of cycles

Figure 15. I/O Jitter



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 16. Cycle-to-cycle Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 17. Period Jitter









Figure 18. Output Transition Time Test Reference

OUTLINE DIMENSIONS

FA SUFFIX  
LQFP PACKAGE  
CASE 873A-02  
ISSUE A




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DATUM PLANE -AB- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
  4. DATUMS -T-, -U-, AND -Z- TO BE DETERMINED AT DATUM PLANE -AB-.
  5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -AC-.
  6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -AB-.
  7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.520 (0.020).
  8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076 (0.0003).
  9. EXACT SHAPE OF EACH CORNER MAY VARY FROM DEPICTION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	7.000 BSC		0.276 BSC	
A1	3.500 BSC		0.138 BSC	
B	7.000 BSC		0.276 BSC	
B1	3.500 BSC		0.138 BSC	
C	1.400	1.600	0.055	0.063
D	0.300	0.450	0.012	0.018
E	1.350	1.450	0.053	0.057
F	0.300	0.400	0.012	0.016
G	0.800 BSC		0.031 BSC	
H	0.050	0.150	0.002	0.006
J	0.090	0.200	0.004	0.008
K	0.500	0.700	0.020	0.028
M	12° REF		12° REF	
N	0.090	0.160	0.004	0.006
P	0.400 BSC		0.016 BSC	
Q	1°	5°	1°	5°
R	0.150	0.250	0.006	0.010
S	9.000 BSC		0.354 BSC	
S1	4.500 BSC		0.177 BSC	
V	9.000 BSC		0.354 BSC	
V1	4.500 BSC		0.177 BSC	
W	0.200 REF		0.008 REF	
X	1.000 REF		0.039 REF	

Freescale Semiconductor, Inc.

**NOTES**

**Freescale Semiconductor, Inc.**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**How to reach us:**

**USA/EUROPE/Locations Not Listed:** Motorola Literature Distribution;  
P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

**JAPAN:** Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1,  
Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

**Technical Information Center: 1-800-521-6274**

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,  
2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.  
852-26668334

**HOME PAGE:** <http://www.motorola.com/semiconductors/>



**For More Information On This Product,  
Go to: [www.freescale.com](http://www.freescale.com)**

**MPC961C/D**

DL201 REV 0