Low Voltage PLL Clock Driver


The MPC951 is a 3.3V compatible, PLL based clock driver device targeted for high performance clock tree designs. With output frequencies of up to 180MHz and output skews of 375ps the MPC951 is ideal for the most demanding clock tree designs. The devices employ a fully differential PLL design to minimize cycle-to-cycle and long term jitter. This parameter is of significant importance when the clock driver is providing the reference clock for PLL's on board today's microprocessors and ASiC's. The devices offer 9 low skew outputs, the outputs are configurable to support the clocking needs of the various high performance microprocessors.

- Fully Integrated PLL
- Output Frequency up to 180MHz
- Outputs Disable in High Impedance
- Compatible with PowerPC[™], Intel and High Performance RISC Microprocessors
- LQFP Packaging
- Output Frequency Configurable
- ±100ps Typical Cycle-to-Cycle Jitter

The MPC951 uses a differential PECL reference input and an external feedback input. These features allow for the MPC951 to be used as a zero delay, low skew fanout buffer. In addition, the external feedback allows for a wider variety of input–to–output frequency relationships. The REF_SEL pin allows for the selection of an alternate LVCMOS input clock to be used as a test clock or to provide the reference for the PLL from an LVCMOS source.


The MPC951 is fully 3.3V compatible and require no external loop filter components. All inputs accept LVCMOS or LVTTL compatible levels while the outputs provide LVCMOS levels with the capability to drive terminated 50Ω transmission lines. Select inputs do not have internal pull–up/pull–down resistors and thus must be set externally. If the PECL_CLK inputs are not used, they can be left open. For series terminated 50Ω lines, each of the MPC951 outputs can drive two traces giving the device an effective fanout of 1:18. The device is packaged in a 7x7mm 32–lead LQFP package to provide the optimum combination of board density and performance.

PowerPC is a trademark of International Business Machines Corporation. Pentium is a trademark of Intel Corporation.






MOTOROLA



MPC951 LOGIC DIAGRAM



FUNCTION TABLES

Ref_Sel	Function			
1	TCLK			
0	PECL_CLK			
PLL_En	Function			
1	PLL Enabled			
0	PLL Bypass			
MR/OE	Function			
1	Outputs Disabled			
0	Outputs Enabled			
fseln	Function			
1	$Qa = \div4$; $Qb:d = \div8$			
0	$Qa = \div2$; $Qb:d = \div4$			

FUNCTION TABLE – MPC951

INPUTS			OUTPUTS				TOTALS			
fsela	fselb	fselc	fseld	Qa(1)	Qb(1)	Qc(2)	Qd(5)	Total 2x	Total x	Total x/2
0	0	0	0	2x	х	х	х	1	8	0
0	0	0	1	2x	х	х	x/2	1	3	5
0	0	1	0	2x	х	x/2	х	1	6	2
0	0	1	1	2x	х	x/2	x/2	1	1	7
0	1	0	0	2x	x/2	х	х	1	7	1
0	1	0	1	2x	x/2	х	x/2	1	2	6
0	1	1	0	2x	x/2	x/2	х	1	3	5
0	1	1	1	2x	x/2	x/2	x/2	1	0	8
1	0	0	0	х	х	х	х	0	9	0
1	0	0	1	х	х	х	x/2	0	4	5
1	0	1	0	х	х	x/2	х	0	7	2
1	0	1	1	х	х	x/2	x/2	0	2	7
1	1	0	0	х	x/2	х	х	0	8	1
1	1	0	1	x	x/2	х	x/2	0	3	6
1	1	1	0	x	x/2	x/2	х	0	6	3
1	1	1	1	x	x/2	x/2	x/2	0	1	8

NOTE: x = f_{VCO}/4; 200MHz < f_{VCO} < 480MHz.

ABSOLUTE MAXIMUM RATINGS*

Symbol	Parameter	Min	Мах	Unit
VCC	Supply Voltage	-0.3	4.6	V
VI	Input Voltage	-0.3	V _{CC} + 0.3	V
I _{IN}	Input Current		±20	mA
T _{Stor}	Storage Temperature Range	-40	125	°C

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

THERMAL CHARACTERISTICS

Proper thermal management is critical for reliable system operation. This is especially true for high fanout and high drive capability products. Generic thermal information is available for the Motorola Clock Driver products. The means of calculating die power, the corresponding die temperature and the relationship to longterm reliability is addressed in the Motorola application note AN1545.

Symbol	Characteristic	Min	Тур	Мах	Unit	Condition
VIH	Input HIGH Voltage LVCMOS Inputs	2.0		3.6	V	
VIL	Input LOW Voltage LVCMOS Inputs			0.8	V	
V _{PP}	Peak-to-Peak Input Voltage PECL_CLK	300		1000	mV	
VCMR	Common Mode Range PECL_CLK	V _{CC} -2.0		V _{CC} -0.6	V	Note 1.
VOH	Output HIGH Voltage	2.4			V	I _{OH} = -40mA, Note 2.
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 40mA, Note 2.
I _{IN}	Input Current			±120	μΑ	
C _{IN}	Input Capacitance			4	pF	
C _{pd}	Power Dissipation Capacitance		25		pF	Per Output
ICC	Maximum Quiescent Supply Current		90	115	mA	All VCC Pins
ICCPLL	Maximum PLL Supply Current		15	20	mA	VCCA Pin Only

DC CHARACTERISTICS (T_A = 0° to 70°C, V_{CC} = 3.3V \pm 5%)

1. V_{CMR} is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "HIGH" input is within the V_{CMR} range and the input swing lies within the V_{PP} specification.

 The MPC951 outputs can drive series or parallel terminated 50Ω (or 50Ω to V_{CC}/2) transmission lines on the incident edge (see Applications Info section).

PLL INPUT REFERENCE CHARACTERISTICS (T_A = 0 to 70° C)

Symbol	Characteristic	Min	Max	Unit	Condition
t _r , t _f	TCLK Input Rise/Falls		3.0	ns	
fref	Reference Input Frequency		100	MHz	Note 1.
frefDC	Reference Input Duty Cycle	25	75	%	

1. Maximum and minimum input reference is limited by the VCO lock range and the feedback divider for the TCLK or PECL_CLK inputs.

AC CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = 3.3V \pm 5%)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
t _r , t _f	Output Rise/Fall Time	0.10		1.0	ns	0.8 to 2.0V, Note 4.
t _{pw}	Output Duty Cycle	t _{CYCLE} /2-1000		t _{CYCLE} /2+1000	ps	Note 4.
^t sk(O)	Output-to-Output Skews Same Frequencies		200	375	ps	Note 4.
	Different Frequencies Qa _{fmax} < 150MHz Qa _{fmax} > 150MHz		325	500 750		
fVCO	PLL VCO Lock Range	200		480	MHz	Note 3.
fmax	Maximum OutputQa (÷2)FrequencyQa/Qb (÷4)Qb (÷8)			180 120 60	MHz	Note 4.
^t pd	Input to Ext_FB Delay TCLK (Note 1.) PECL_CLK	50 950	250 –770	400 600	ps	f _{ref} = 50MHz Feedback=VCO/8 Note 4.
^t PLZ [,] HZ	Output Disable Time			7	ns	Note 4.
^t PZL	Output Enable Time			6	ns	Note 4.
^t jitter	Cycle-to-Cycle Jitter (Peak-to-Peak)		±100		ps	Note 2.
tlock	Maximum PLL Lock Time			10	ms	

The t_{pd} window is specified for a 50Mhz input reference clock. The window will enlarge/reduce proportionally from the minimum limits with an increase/decrease of the input reference clock period. The t_{pd} does not include jitter.

2. See Applications Info section for more jitter information.

3. The PLL will be unstable with a divide by 2 feedback ratio.

4. Termination of 50Ω to V_{CC}/2.

APPLICATIONS INFORMATION

Programming the MPC951

The MPC951 clock driver outputs can be configured into several frequency relationships. The output dividers for the four output groups allows the user to configure the outputs into 1:1, 2:1, 4:1 and 4:2:1 frequency ratios. The use of even dividers ensures that the output duty cycle is always 50%. Table 1 illustrates the various output configurations, the table describes the outputs using the VCO frequency as a reference. As an example for a 4:2:1 relationship the Qa outputs would be set at VCO/2, the Qb's and Qc's at VCO/4 and the Qd's at VCO/8. These settings will provide output frequencies with a 4:2:1 relationship.

The division settings establish the output relationship, but

one must still ensure that the VCO will be stable given the frequency of the outputs desired. The feedback frequency should be used to situate the VCO into a frequency range in which the PLL will be stable. The design of the PLL is such that for output frequencies between 25 and 180MHz the MPC951 can generally be configured into a stable region.

The relationship between the input reference and the output frequency is also very flexible. Table 1 can be used to determine the multiplication factor, there are too many potential combinations to tabularize the external feedback condition. Figure 1 through Figure 2 illustrates several programming possibilities, although not exhaustive it is representative of the potential applications.

Using the MPC951 as a Zero Delay Buffer

The external feedback of the MPC951 clock driver allows for its use as a zero delay buffer. By using one of the outputs as a feedback to the PLL the propagation delay through the device is eliminated. The PLL works to align the output edge with the input reference edge thus producing a near zero delay. The input reference frequency affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs.

When used as a zero delay buffer the MPC951 will likely be in a nested clock tree application. For these applications the MPC951 offers a LVPECL clock input as a PLL reference. This allows the user to use LVPECL as the primary clock distribution device to take advantage of its far superior skew performance. The MPC951 then can lock onto the LVPECL

Table 1. Programmable O	output	Frequency	Relationships
-------------------------	--------	-----------	---------------

reference and translate with near zero delay to low skew LVCMOS outputs. Clock trees implemented in this fashion will show significantly tighter skews than trees developed from CMOS fanout buffers.

To minimize part-to-part skew the external feedback option again should be used. The PLL in the MPC951 decouples the delay of the device from the propagation delay variations of the internal gates. From the specification table one sees a Tpd variation of only ± 200 ps, thus for multiple devices under identical configurations the part-to-part skew will be around 1000ps (350ps for Tpd variation plus 350ps output-to-output skew plus 300ps for I/O jitter). By running the devices at the highest possible input reference, this part-to- part skew can be minimized. Higher input reference frequencies will minimize both I/O jitter and t_{pd} variations.

	INPUTS				OUTPUTS				
fsela	fselb	fselc	fseld	Qa	Qb	Qc	Qd		
0	0	0	0	VCO/2	VCO/4	VCO/4	VCO/4		
0	0	0	1	VCO/2	VCO/4	VCO/4	VCO/8		
0	0	1	0	VCO/2	VCO/4	VCO/8	VCO/4		
0	0	1	1	VCO/2	VCO/4	VCO/8	VCO/8		
0	1	0	0	VCO/2	VCO/8	VCO/4	VCO/4		
0	1	0	1	VCO/2	VCO/8	VCO/4	VCO/8		
0	1	1	0	VCO/2	VCO/8	VCO/8	VCO/4		
0	1	1	1	VCO/2	VCO/8	VCO/8	VCO/8		
1	0	0	0	VCO/4	VCO/4	VCO/4	VCO/4		
1	0	0	1	VCO/4	VCO/4	VCO/4	VCO/8		
1	0	1	0	VCO/4	VCO/4	VCO/8	VCO/4		
1	0	1	1	VCO/4	VCO/4	VCO/8	VCO/8		
1	1	0	0	VCO/4	VCO/8	VCO/4	VCO/4		
1	1	0	1	VCO/4	VCO/8	VCO/4	VCO/8		
1	1	1	0	VCO/4	VCO/8	VCO/8	VCO/4		
1	1	1	1	VCO/4	VCO/8	VCO/8	VCO/8		





Figure 1. "Zero" Delay Buffer

Jitter Performance of the MPC951

With the clock rates of today's digital systems continuing to increase more emphasis is being placed on clock distribution design and management. Among the issues being addressed is system clock jitter and how that affects the overall system timing budget. The MPC951 was designed to minimize clock jitter by employing a differential bipolar PLL as well as incorporating numerous power and ground pins in the design. The following few paragraphs will outline the jitter performance of the MPC951, illustrate the





measurement limitations and provide guidelines to minimize the jitter of the device.

The most commonly specified jitter parameter is cycle-to-cycle jitter. Unfortunately with today's high performance measurement equipment there is no way to measure this parameter for jitter performance in the class demonstrated by the MPC951. As a result different methods are used which approximate cycle-to-cycle jitter. The typical method of measuring the jitter is to accumulate a large number of cycles, create a histogram of the edge placements

and record peak-to-peak as well as standard deviations of the jitter. Care must be taken that the measured edge is the edge immediately following the trigger edge. If this is not the case the measurement inaccuracy will add significantly to the measured jitter. The oscilloscope cannot collect adjacent pulses, rather it collects data from a very large sample of pulses. It is safe to assume that collecting pulse information in this mode will produce jitter values somewhat larger than if consecutive cycles were measured, therefore, this measurement will represent an upper bound of cycle-to-cycle jitter. Most likely, this is a conservative estimate of the cycle-to-cycle jitter.






Figure 3. PLL Jitter and Edge Displacement


There are two sources of jitter in a PLL based clock driver, the commonly known random jitter of the PLL and the less intuitive jitter caused by synchronous, different frequency outputs switching. For the case where all of the outputs are switching at the same frequency the total jitter is exactly equal to the PLL jitter. In a device, like the MPC951, where a number of the outputs can be switching synchronously but at different frequencies a "multi–modal" jitter distribution can be seen on the highest frequency outputs. Because the output being monitored is affected by the activity on the other outputs it is important to consider what is happening on those other outputs. From Figure 3, one can see for each rising edge on the higher frequency signal the activity on the lower frequency signal is not constant. The activity on the other outputs tends to alter the internal thresholds of the device such that the placement of the edge being monitored is displaced in time. Because the signals are synchronous the relationship is periodic and the resulting jitter is a compilation of the PLL jitter superimposed on the displaced edges. When histograms are plotted the jitter looks like a "multi–modal" distribution as pictured in Figure 3. Depending on the size of the PLL jitter and the relative displacement of the edges the "multi–modal" distribution will appear truly "multi–modal" or simply like a "fat" Gaussian distribution. Again note that in the case where all the outputs are switching at the same frequency there is no edge displacement and the jitter is reduced to that of the PLL.

Figure 4 graphically represents the PLL jitter of the MPC951. The data was taken for several different output configurations. By triggering on the lowest frequency output the PLL jitter can be measured for configurations in which outputs are switching at different frequencies. As one can see in the figure the PLL jitter is much less dependent on output configuration than on internal VCO frequency.



Conf 1 = All Outputs at the Same Frequency Conf 2 = 4 Outputs at X, 5 Outputs at X/2 Conf 3 = 1 Output at X, 8 Outputs at X/4







Two different configurations were chosen to look at the period displacement caused by the switching outputs. Configuration 3 is considered worst case as the "trimodal" distribution (as pictured in Figure 3) represents the largest spread between distribution peaks. Configuration 2 is considered a typical configuration with half the outputs at a high frequency and the remaining outputs at one half the high frequency. For these cases the peak-to-peak numbers are reported in Figure 5 as the sigma numbers are useless because the distributions are not Gaussian. For situations where the outputs are synchronous and switching at different frequencies the measurement technique described here is insufficient to use for establishing guaranteed limits. Other techniques are currently being investigated to identify a more accurate and repeatable measurement so that guaranteed limits can be provided. The data generated does give a good indication of the general performance, a performance that in most cases is well within the requirements of today's microprocessors.

Finally from the data there are some general guidelines that, if followed, will minimize the output jitter of the device. First and foremost always configure the device such that the VCO runs as fast as possible. This is by far the most critical parameter in minimizing jitter. Second keep the reference frequency as high as possible. More frequent updates at the phase detector will help to reduce jitter. Note that if there is a tradeoff between higher reference frequencies and higher VCO frequency always chose the higher VCO frequency to minimize jitter. The third guideline may be the most difficult, and in some cases impossible, to follow. Try to minimize the number of different frequencies sourced from a single chip. The fixed edge displacement associated with the switching noise in most cases nearly doubles the "effective" jitter of a high speed output.

Power Supply Filtering

The MPC951 is a mixed analog/digital product and as such it exhibits some sensitivities that would not necessarily be seen on a fully digital product. Analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. The MPC951 provides separate power supplies for the output buffers (VCCO) and the phase–locked loop (VCCA) of the device. The purpose of this design technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase–locked loop. In a controlled environment such as an evaluation board this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simplest form of isolation is a power supply filter on the VCCA pin for the MPC951.

Figure 6 illustrates a typical power supply filter scheme. The MPC951 is most susceptible to noise with spectral content in the 1KHz to 1MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the V_{CC} supply and the VCCA pin of the MPC951. From the data sheet the I_{VCCA} current (the current sourced through the VCCA pin) is typically 15mA (20mA maximum), assuming that a minimum of 3.0V must be

maintained on the VCCA pin very little DC voltage drop can be tolerated when a 3.3V V_{CC} supply is used. The resistor shown in Figure 6 must have a resistance of 10–15 Ω to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20KHz. As the noise frequency crosses the series resonant point of an individual capacitor it's overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. It is recommended that the user start with an 8–10 Ω resistor to avoid potential V_{CC} drop problems and only move to the higher value resistors when a higher level of attenuation is shown to be needed.




Figure 6. Power Supply Filter

Although the MPC951 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Driving Transmission Lines

The MPC951 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of approximately 10Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to application note AN1091 in the Timing Solutions brochure (BR1333/D).

In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50Ω resistance to VCC/2. This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC951 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 7 illustrates an output driving a single series terminated line vs two series terminated lines in parallel.

When taken to its extreme the fanout of the MPC951 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 7. Single versus Dual Transmission Lines

The waveform plots of Figure 8 show the simulation results of an output driving a single line vs two lines. In both cases the drive capability of the MPC951 output buffers is more than sufficient to drive 50Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output–to–output skew of the MPC951. The output waveform in Figure 8 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 43 Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

VL = VS (Zo / (Rs + Ro +Zo))Zo = 50\Omega || 50\Omega Rs = 43\Omega || 43\Omega Ro = 7\Omega VL = 3.0 (25 / (21.5 + 7 + 25) = 3.0 (25 / 53.5) = 1.40V

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.8V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).




Figure 8. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 9 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.





Figure 9. Optimized Dual Line Termination

SPICE level output buffer models are available for engineers who want to simulate their specific interconnect schemes. In addition IV characteristics are in the process of being generated to support the other board level simulators in general use.

OUTLINE DIMENSIONS



NOTES

NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(**) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/



JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334