

LMX2370

PLLatinum™ Dual Frequency Synthesizer for RF Personal Communications LMX2370 2.5 GHz/1.2 GHz

General Description

The LMX2370 monolithic, integrated dual frequency synthesizer, including prescalers, is designed to be used as a first and second local oscillator for dual mode or dual conversion transceivers. It is fabricated using National's 0.5u ABiCV silicon BiCMOS process. The LMX2370 contains two dual modulus prescalers. A 32/33 or a 16/17 prescaler can be selected for the Main synthesizer and a 16/17 or 8/9 prescaler can be selected for the Aux synthesizer. Using a digital phase locked loop technique, the LMX2370 generates very stable, low noise control signals for UHF and VHF voltage controlled oscillators (VCOs). Serial data is transferred into the LMX2370 via a 1.8 V three wire interface (Data, Enable, Clock) compatible with low voltage baseband processors. Supply voltage can range from 2.7V to 5.5V. The LMX2370 features very low current consumption typically: - 6.0 mA at 3V.

The LMX2370 is available in a 24-pad chip scale (CSP), 24-pad thin chip scale (TCSP) or 20-pin TSSOP surface mount plastic packages.

Features

- 2.7V-5.5V operation
- Ultra low current consumption
- Low phase detector noise floor
- Low voltage MICROWIRE™ interface (1.8V up to V_{CC})
- Low prescaler values


32/33 at $f_{IN} \le 2.5 \text{ GHz}$ 16/17 at $f_{IN} \le 1.2 \text{ GHz}$

- Selectable charge pump current levels
- Selectable FastLock[™] mode
- Enhanced ESD protection
- Available in small 24-pad chip scale package (3.5 x 4.5 x 1.0 mm)
- Available in small 24-pad chip thin scale package (3.5 x 4.5 x 0.8 mm)

Applications

- Portable wireless communications (PCS/PCN, cordless)
- Dual mode cellular telephone systems
- Spread spectrum communication systems (CDMA)
- Cable TV tuners (CATV)

Functional Block Diagram




FastLock™, PLLatinum™ and MICROWIRE™ are trademarks of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 2003 National Semiconductor Corporation

DS101026


Connection Diagrams

TSSOP 20-Pin Package



Top View
TSSOP Order Number: LMX2370TM, LMX2370TMX
See NS Package Number MTC20

CSP/ TCSP 24-Pin Package



Top View

CSP Order Number: LMX2370SLBX See NS Package Number SLB24A TCSP Order Number: LMX2370SLDX See NS Package Number SLD24A

Pin Descriptions

Pin	No.				
24-Pin CSP/ TCSP	20-Pin TSSOP	Pin Name	I/O	Description	
24	1	V _{cc} 1	_	Power supply voltage input for RF analog and RF digital circuits. Input may range from 2.7V to 5.5V. V _{CC} 1 must equal V _{CC} 2. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.	
2	2	Vp1	_	Power supply for Main charge pump. Must be \geq V_{CC} .	
3	3	CP₀1	0	Internal Main charge pump output. For connection to a loop filter for driving the input of an external VCO.	CP _o 1 ■ ←
4	4	GND	<u> </u>	Ground for Main digital circuitry.	
5	5	f _{IN} 1	I	Main prescaler input. Small signal input from the VCO.	f _N 1 ■


Pin Descriptions (Continued)

	No.				
24-Pin CSP/ TCSP	20-Pin TSSOP	Pin Name	I/O	Description	
6	6	f _{IN} 1b	I	Main prescaler complementary input. For single ended operation, a bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.	f _{IN} 1b
7	7	GND	_	Ground for Main analog circuitry.	
8	8	OSC _{in}	I	Oscillator input. The input has a $V_{\rm CC}/2$ input threshold and can be driven from an external CMOS or TTL logic gate.	osc _{in}
10	9	GND	_	Ground for Aux digital, MICROWIRE, FoLD, and oscillator circuits.	
11	10	Fo/LD	0	Multiplexed output of the Main/Aux programmable or reference dividers, Main/Auxiliary lock detect signals and Fastlock mode. CMOS output (see Programmable Modes in the Datasheet).	F ₀ LD
12	11	Clock	I	High impedance CMOS Clock input. Data for the various counters is clocked in on the rising edge, into the 22-bit shift register.	□ Ctc
14	12	Data	I	Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.	Data Data
15	13	LE	I	Load enable. High impedance CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent).	
16	14	Vµс	_	Power supply for MICROWIRE circuitry. Must be \leq V _{CC} . Typically connected to same supply level as μ processor or baseband controller to enable programming at low voltages.	
17	15	GND		Ground for Aux analog circuitry.	
18	16	f _{IN} 2	I	Auxiliary prescaler input. Small signal input from the VCO.	f _N 2
19	17	GND	-	Ground for Aux digital, MICROWIRE, FoLD, and oscillator.	

Pin Descriptions (Continued)

-		I	1	I	T
Pin	No.				
24-Pin	20-Pin	Pin	1/0	Description	
CSP/	TSSOP	Name	.,,	Description	
TCSP					
20	18	CP _o 2	0	Aux internal charge pump output. For connection to a loop filter for driving the input of an external VCO.	V _P
22	19	Vp2	_	Power supply for Aux charge pump. Must be \geq V_{CC} .	
23	20	V _{cc} 2	_	Power supply voltage input for Aux analog, Aux digital, FoLD, and oscillator circuits. Input may range from 2.7V to 5.5V. $V_{\rm CC}2$ must equal $V_{\rm CC}1$. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.	
1, 9, 13, 21	_	NC	_	No Connect	

Block Diagram



NOTE: * The numbers in () represent the equivalent chipscale package (CSP) pinout

Absolute Maximum Ratings (Notes 1,

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply	/ Voltage
--------------	-----------

V _{cc} 1	-0.3V to 6.5V
V _{CC} 2	-0.3V to 6.5V
Vp1	-0.3V to 6.5V
Vp2	-0.3V to 6.5V
Vμc	-0.3V to 6.5V

Voltage on any pin with

Recommended Operating Conditions (Note 3)

Power Supply Voltage

V _{CC} 1	2.7V to 5.5V
V _{CC} 2	2.7V to 5.5V
$V_{CC}1-V_{CC}2$	-0.2V to 0.2V
Vp1	V _{CC} to 5.5V
Vp2	V _{CC} to 5.5V
Vμc	1.72V to $V_{\rm CC}$
Operating Temperature (T _A)	-40°C to +85°C

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should only be done at ESD free workstations.

Note 3: V_{CC} is defined as $V_{CC} = V_{CC}1 = V_{CC}2$.

Electrical Characteristics $(V_{CC} = Vp = V\mu c = 3.0V; -40^{\circ}C < T_A < 85^{\circ}C \text{ except as specified}).$

GENERAL				Value		Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{cc}	Power Supply Current	Main = On, Aux = On		6	8.5	mA
		Aux Only		2	3.25	mA
I _{CC-PWDN}	Power Down Current	EN_Main, EN_Aux = 0		15	50	μΑ
f _{IN} 1	Main PLL Operating Frequency	P = 32/33	1.2		2.5	GHz
		P = 16/17	45		1200	MHz
f _{IN} 2	Auxiliary PLL Operating	P = 16/17	45		1200	MHz
	Frequency	P = 8/9	45		550	MHz
fφ	Phase Detector Frequency				10	MHz
Pf _{IN} 1, Pf _{IN} 2	RF Input Sensitivity	2.7 ≤ V _{CC} ≤ 3.6V	-15		0	dBm
		3.6 ≤ V _{CC} ≤ 5.5V	-10		0	dBm
OSCILLATO	R INPUT	1		Value		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OSC _{in}	Reference Oscillator Input		_	,,,		
	Operating Frequency		2		50	MHz
V _{osc}	Oscillator Input Sensitivity	OSC _{in}	0.5		V _{CC}	V _{PP}
I _{IH}	OSC _{in} Input Current	$V_{IH} = V_{CC} = 5.5V$			100	μΑ
I _{IL}	OSC _{in} Input Current	$V_{IL} = 0, V_{CC} = 5.5V$	-100			μΑ
CHARGE PU	JMP			Value		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ICP _{o-source}	Main and Auxiliary Charge	$VCP_0 = Vp/2$, $ICP_0 = 4X = 0$		- 1.0		mA
ICP _{o-sink}	Pump Output Current (Note 4)	$VCP_0 = Vp/2$, $ICP_0 = 4X = 0$		1.0		mA
ICP _{o-source}		$VCP_{o} = Vp/2, ICP_{o} - 4X = 1$		- 4.0		mA
	┥			4.0		mA
ICP _{o-sink}		$VCP_0 = Vp/2, ICP_0 4X = 1$		4.0		I IIIA
	Charge Pump TRI-STATE®	$VCP_o = Vp/2, ICP_o_4X = 1$ $0.5 \le VCP_o \le Vp - 0.5,$				
	Charge Pump TRI-STATE® Current	$0.5 \le VCP_o \le Vp - 0.5$,	-2.5	0.1	2.5	nA
ICP _{o-TRI}	,		-2.5	0.1		nA
ICP _{o-TRI}	Current	0.5 ≤ VCP _o ≤ Vp − 0.5, −40°C < T _A < 85°C	-2.5		2.5	
$\begin{split} & \text{ICP}_{\text{o-sink}} \\ & \text{ICP}_{\text{o-TRI}} \\ & \text{ICP}_{\text{o-sink}} \text{ vs} \\ & \text{ICP}_{\text{o-source}} \\ & \text{ICP}_{\text{o}} \text{ vs} \end{split}$	Current	0.5 ≤ VCP _o ≤ Vp − 0.5, −40°C < T _A < 85°C	-2.5	0.1		nA


$\textbf{Electrical Characteristics} \; (\text{V}_{\text{CC}} = \text{Vp} = \text{V}\mu\text{c} = 3.0\text{V}; \; -40^{\circ}\text{C} < \text{T}_{\text{A}} < 85^{\circ}\text{C} \; \text{except as specified}). \; (\text{Continued})$

CHARGE PU	MP			Value		I I m i t		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
ICP _o vs T _A	CP Current vs Temperature	$VCP_{o} = Vp/2, -40^{\circ}C < T_{A} < 85^{\circ}C$		8		%		
DIGITAL INT	ERFACE (DATA, CLOCK, LE)			Value		I I mid		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IH}	High-Level Input Voltage	Vμc = 1.72V to 5.5V	0.8 Vµc			V		
V _{IL}	Low-Level Input Voltage	Vμc = 1.72V to 5.5V			0.2 Vµc	V		
I _{IH}	High-Level Input Current	$V_{IH} = V\mu c = 5.5V$	-1.0		1.0	μΑ		
I _{IL}	Low-Level Input Current	$V_{IL} = 0$, $V\mu c = 5.5V$	-1.0		1.0	μΑ		
V _{OL}	Low-Level Output Current	$I_{OL} = 1.0 \text{ mA}, V_{EXT} = 1.8 \text{V (Note 5)}$		0.1	0.4	V		
MICROWIRE	TIMING			Value		11.21		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
t _{CS}	Data to Clock Setup Time	See Data Input Timing	50			ns		
t _{CH}	Data to Clock Hold Time	See Data Input Timing	20			ns		
t _{CWH}	Clock Pulse Width High	See Data Input Timing	50			ns		
t _{CWL}	Clock Pulse Width Low	See Data Input Timing	50	50				
t _{ES}	Clock to Load Enable Setup Time	See Data Input Timing	50			ns		
t _{EW}	Load Enable Pulse Width	See Data Input Timing	50			ns		

Note 4: Main and Auxiliary Charge Pump magnitude are controlled by Main_ICP_0_4X and Aux_ICP_0_4X bits respectively.

Note 5: Lock Detect open drain output only pulled up to V_{EXT} . Typically $V_{EXT} = V_{CC}$.

Charge Pump Current Specification Definitions



I1 = CP sink current at $V_{Do} = V_P - \Delta V$

 $I2 = CP \text{ sink current at } V_{Do} = V_P/2$

I3 = CP sink current at $V_{Do} = \Delta V$

I4 = CP source current at $V_{Do} = V_P - \Delta V$


I5 = CP source current at $V_{Do} = V_P/2$

I6 = CP source current at $V_{Do} = \Delta V$

 $\Delta V = Voltage$ offset from positive and negative rails. Dependent on VCO tuning range relative to V_{CC} and ground. Typical values are between 0.5V and 1.0V.

- 2. $I_{Do\text{-sink}}$ vs $I_{Do\text{-source}} = Charge Pump Output Current Sink vs Source Mismatch = [||2| ||5|]/[½ * {||2| + ||5|}] * 100%$
- 3. I_{D0} vs T_A = Charge Pump Output Current magnitude variation vs Temperature = [II2 @ templ II2 @ 25°CI]/II2 @ 25°CI * 100% and [II5 @ templ II5 @ 25°C]/II5 @ 25°CI * 100%


RF Sensitivity Test Block Diagram





Note: N = 10,000 R = 50 P = 64


Note: Sensitivity limit is reached when the error of the divided RF output, F_oLD , is $\geq 1\,$ Hz.

Typical Performance Characteristics











Typical Performance Characteristics (Continued)

Sink vs Source 1x-Mode Mismatch (See Note 2 under Charge Pump Current Specification Definitions)




RF Input Impedance, T = 25° C V_{CC} = 2.7V to 5.5V, $f_{IN}1$ = 30 kHz to 3 GHz




Marker 1 = 500 MHz, Real = 21.602, Imag. = -84.160 Marker 2 = 1 GHz, Real = 9.2314, Imag. = -28.793 Marker 3 = 2 GHz, Real = 9.9365, Imag. = 27.582 Marker 4 = 2.5 GHz, Real = 25.867, Imag. = 71.137

Sink vs Source 4x-Mode Mismatch (See Note 2 under Charge Pump Current Specification Definitions)




AUX Input Impedance, T = 25° C V_{CC} = 2.7V to 5.5V, f_{IN} 2 = 10 MHz to 1000 MHz




Marker 1 = 500 MHz, Real = 21.836, Imag. = -85.836 Marker 2 = 750 MHz, Real = 12.824, Imag. = -50.973 Marker 3 = 1 GHz, Real = 9.6270, Imag. = -29.989

Typical Performance Characteristics (Continued)


LMX2370 RF Sensitivity vs Frequency



Auxiliary Input Sensitivity vs Frequency



Oscillator Input Sensitivity vs Frequency



1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2370, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, a current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R-counter to obtain a comparison reference frequency. This reference signal $(f_{\rm B})$ is then presented to the input of a phase/frequency detector and compared with the feedback signal (f_N) , which is obtained by dividing the VCO frequency down by way of the N-counter. The phase/frequency detector's current source output pumps charge into the loop filter, which then integrates into the VCO's control voltage. The function of the phase/frequency comparator is to adjust the control voltage presented to the VCO until the feedback signal frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the integer divide ratio.

1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for the Main and Auxiliary PLLs is provided from the external reference through the ${\rm OSC_{in}}$ pin. ${\rm OSC_{in}}$ can operate up to 50 MHz with input sensitivity of 0.5 ${\rm V_{PP}}$. The ${\rm OSC_{in}}$ pin drives both the Main R-counter and the Auxiliary R-counter. The input has a ${\rm V_{CC}/2}$ input threshold that can be driven from an external CMOS or TTL logic gate. Typically, the ${\rm OSC_{in}}$ is connected to the output of a crystal oscillator.

1.2 REFERENCE DIVIDERS (R-COUNTERS)

The Main and Auxiliary R-counters are both clocked through the oscillator block in common. The maximum frequency is 50 MHz. Both R-counters are CMOS design and 15-bit in length with programmable divider ratio from 2 to 32,767.

1.3 PRESCALERS

The complimentary f_{IN} and f_{INB} inputs drive a differential-pair amplifier which feeds to the respective prescaler. The Main PLL complementary $f_{IN}1$ and $f_{IN}1b$ inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. The Auxiliary PLL has the complimentary input AC coupled to ground through an internal 10 pF capacitor. The Auxilary PLL complimentary input is not brought out to a pin, and is intended for single ended configuration only. The LMX2370 has a dual modulus prescaler with 2 selectable modulo. A 32/33 or 16/17 prescaler is available on the Main PLL and a 16/17 or 8/9 prescaler is available on the Auxilary PLL. Both the Main and Auxiliary prescalers' outputs drive the subsequent CMOS flip-flop chain comprising the programmable N feedback counters. The proper prescaler value must be chosen to in order not to exceed the maximum CMOS frequency. For f_{IN} > 1.2 GHz, the 32/33 prescaler must be selected, similarly for $f_{\rm IN} > 550$ MHz, the prescaler value must be at least 16/17, and for f_{IN} < 550 MHz, an 8/9 prescaler value is allowable.

1.4 FEEDBACK DIVIDERS (N-COUNTERS)

The Main and Auxiliary N-counters are clocked by the output of Main and Aux prescalers respectively. The N-counter is composed of a 13-bit integer divider and a 5-bit swallow counter. Selecting a 32/33 prescaler provides a minimum

continuous divider range from 992 to 262,143 while selecting a 16/17 or 8/9 prescaler value allows for continuous divider values between and 240 to 131,087 and 56 to 65,559 respectively.

1.5 PHASE/FREQUENCY DETECTORS

The phase/frequency detectors are driven from their respective N- and R-counter outputs. The maximum frequency at the phase detector inputs is 10 MHz unless limited by the minimum continuous divide ratio of the dual-modulus prescaler. The phase detector output controls the charge pump. The polarity of the pump-up or pump-down control is programmed using <code>Main_PD_POL</code> or <code>Aux_PD_POL</code>, depending on whether Main or Auxiliary VCO characteristics is positive or negative. The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zone.

1.6 CHARGE PUMPS

The phase detector's current source output pumps charge into an external loop filter, which then integrates into the VCO's control voltage. The charge pump steers the charge pump output CP_o to V_P (pump-up) or Ground (pump-down). When locked, CP_o is primarily in a TRI-STATE mode with small corrections. The charge pump output current magnitude can be selected as 1.0 mA or 4.0 mA by programming the $\mathsf{Main_ICP}_o$ _4X or $\mathsf{Aux_ICP}_o$ _4X bits.

1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed through the Microwire serial interface. The interface is comprised of three signal pins: clock, data and load enable (LE). The supply for the MICROWIRE circuitry is separate from the rest of the IC to allow for controller voltages down to 1.8V. Serial data is clocked into the 22-bit shift register upon the rising edge of clock. The MSB bit of data shifts first. The last two bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the four latches according to the address bits. The synthesizer can be programmed even in power down state. A complete programming description is followed in Section 2.0.

1.8 MULTIFUNCTION OUTPUTS

The LMX2370 FoLD output pin can be configured as the FastLock output or CMOS programmed output, analog lock detects as well as showing the internal block status such as the counter outputs.

1.8.1 Lock Detect Output

An analog lock detect status generated from the phase detector is available on the Fo/LD output pin, if selected. The lock detect output goes high when the charge pump is inactive. It goes low when the charge pump is active during a comparison cycle. The lock detect signal output is an open drain configuration. When a PLL is in power down mode, the respective lock detect output is always high.

1.8.2 FastLock Outputs

When configured as FastLock mode, the current can be increased 4x while maintaining loop stability by synchronously switching a parallel loop filter resistor to ground, resulting in a ~2x change in loop bandwidth. The zero gain crossover point of the open loop gain, or the loop bandwidth is effectively shifted up in frequency by a factor of $\sqrt{4} = 2$ during FastLock mode. For $\omega' = 2\omega$, the phase margin during FastLock will also remain constant. The charge pump cur-

1.0 Functional Description (Continued)

rent is programmed via MICROWIRE interface. When the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error, an open drain NMOS on chip device (FoLD) switches in a second resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second resistor equal to the primary resistor value is wired in appropriately, the loop will lock faster without any additional stability considerations to account for.

1.9 POWER CONTROL

Each PLL is individually power controlled by device powerdown (**PWDN**) bits. The **Main_PWDN** and **Aux_PWDN** bits determine the state of power control. Activation of any PLL power-down condition results in the disabling of the respective N-counter and de-biasing of its respective $f_{\rm IN}$ input (to a high impedance state). The R-counter functionality also becomes disabled under this condition.

The reference oscillator input block is powered down when both Main_PWDN and Aux_PWDN bits are asserted. The OSC_{in} pin reverts to a high impedance state when this condition exists. Power down forces the respective charge pump and phase comparator logic to a TRI-STATE condition. During the power down condition, both N- and R-counters are held at reset. Upon powering up, the N-counter resumes counting in "close" alignment with the R-counter. The maximum error is at most one prescaler cycle. The MICROWIRE interface remains active and it is capable of loading and latching in data during all of the power down modes.

2.0 Programming Description

2.1 MICROWIRE INTERFACE

The LMX237x register set can be accessed through the MICROWIRE interface. A 22-bit shift register is used as a temporary register to indirectly program the on-chip registers. The shift register consists of a 20-bit DATA[19:0] field and a 2-bit AD-DRESS[1:0] field as shown below. The address field is used to decode the internal register address. Data is clocked into the shift register in the direction from MSB to LSB, when the CLOCK signal goes high. On the rising edge of Load Enable (LE) signal, data stored in the shift register is loaded into the addressed latch.

MSB			LSB
	DATA[19:0]		ADDRESS[1:0]
21		2	1 0

2.1.1 Registers' Address Map

When Load Enable (LE) is transitioned high, data is transferred from the 22-bit shift register into the appropriate latch depending on the state of the ADDRESS[1:0] bits. A multiplexing circuit decodes these address bits and writes the data field to the corresponding internal register.

ADDRE	SS[1:0]	REGISTER
FIE	LD	ADDRESSED
0	0	Aux_R Register
0	1	Aux_N Register
1	0	Main_R Register
1	1	Main_N Register

2.1.2 Registers' Truth Table

)									
	Most S	Most Significant Bit	t Bit							SHIFT	REGIS	SHIFT REGISTER BIT LOCATION	LOCA	TION						Least	Least Significant Bit	ant Bit
	21	20	19	18	17	16	15	14	13	12	=	10	စ	æ	7	9	5	4	က	7	-	0
										Data Field	eld										Address Field	s Field
Aux_R	FoLD 1	FoLD 0	Aux_	Aux_	Aux_																	
			CP。	CP。	PD_							Aux_R	Aux_R_CNTR[14:0]	14:0]								
			IRI	X X	POL																0	0
	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_		
	R19	R18	R17	R16	R15	R14	R13	R12	H.	B10	R9	R8	R7	B6	R5	P4	83	22	£	2		
Aux_N	Aux_	۵						2	FIAC								21.4	H	[4.6]			
	PWDN	Aux						Aux	Aux_b_civ1 h[12:0]	[12:0]							AUX	Aux_A_CIN I R[4:0]	[4:0]		c	•
	Aux_	_Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	_xuA_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	Aux_	>	-
	N19	N18	N17	N16	N15	N14	N13	N12	ž E	N10	6N	8 8	N N	9N	N2	¥	S S	Z	Ę	9		
	FoLD 3	FoLD 3 FoLD 2 Main_	Main_	Main_ Main_	Main_																	
a e			CP。	CP。	PD_							Main_F	Main_R_CNTR[14:0]	[14:0]								
uje			IRI	X X	POL																-	0
:M	Main_	Main_	Main_	Main_	Main_	Main_ Main_ Main_ Main_		Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_		
	R19	R18	R17	R16	R15	R14	R13	R12	H.1	B10	R9	R8	R7	Re	R5	P4	R3	R2	£	2		
ı	Main_	۵ ^ا						9:074	E	2.0								1	[0.7]			
√u	PWDN	Main						Mall	ואומווו_ם_טיאון חוואואו	1 2.0]							Mall	Maiii_A_Cin i n[4.0]	[4.0]		•	•
isN	Main_	Main_	Main_	Main_ Main_ Main_ Main_ Main_	Main_	Main_		Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	Main_	-	-
ı	N19	N18	N17	N16	N15	41N	N13	N12	ž	N 10	6N	8 8	Z	9N	SN S	4	g S	NS	Ę	9		

2.2 PROGRAMMABLE REFERENCE DIVIDERS (Main and Aux R Counters)

2.2.1 Aux_R Register

If the ADDRESS[1:0] field is set to 0 0, data is transferred from the 22-bit shift register into the Aux_R register when Load Enable (LE) signal goes high. The Aux_R register sets the Aux PLL's 15-bit R-counter divide ratio and various programmable modes. The divide ratio is put into the Aux_R_CNTR[14:0] field. The divider ratio must be \geq 2. For the description of bits Aux_R15-Aux_R19 see Section 2.4.

	Mos	st Sig	nifica	ant Bi	t			;	SHIFT	REG	ISTE	R BIT	LO	CATI	ON					Lea	st Signifi	cant Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									Dat	ta Fie	ld										Addres	s Field
Aux_R	FoLD 1	FoLD 0	Aux_CP_TRI	Aux_CP _{o_} 4X	Aux_PD_POL						Aux_	R_CN	NTR[14:0]							0	0
	Aux_R19	Aux_R18	Aux_R17	Aux_R16	Aux_R15	Aux_R14	Aux_R13	Aux_R12	Aux_R11	Aux_R10	Aux_R9	Aux_R8	Aux_R7	Aux_R6	Aux_R5	Aux_R4	Aux_R3	Aux_R2	Aux_R1	Aux_R0		

2.2.2 Main_R Register

If the ADDRESS[1:0] field is set to 1 0, data is transferred from the 22-bit shift register into the Main_R register which sets the Main PLL's 15-bit R-counter divide ratio when Load Enable (LE) signal goes high. The divide ratio is put into the Main_R_CNTR[14:0] field. The divider ratio must be \geq 2. For the description of bits Main_R15-Main_R19 see Section 2.4.

	Mos	st Sig	nifica	ant Bi	it			,	SHIFT	REG	ISTE	R BI	Г LO	CAT	ION					Lea	st Signifi	cant Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		•	•	•		•	Dat	ta Fie	ld	•					•				Addres	ss Field
Main_R	FoLD 3	FoLD 2	Main_CP _{o_} TRI	Main_CP _{o_} 4X	Main_PD_POL						Main_	_R_CI	NTR[14:0]						1	0
	Main_R19	Main_R18	Main_R17	Main_R16	Main_R15	Main_R14	Main_R13	Main_R12	Main_R11	Main_R10	Main_R9	Main_R8	Main_R7	Main_R6	Main_R5	Main_R4	Main_R3	Main_R2	Main_R1	Main_R0		

2.2.3 Reference Divide Ratio (Main and Auxiliary R-Counters)

If the ADDRESS[1:0] field is set to 0 0 or 1 0 (00 for Aux and 10 for Main) data is transferred MSB first from the 22-bit shift register into a latch which sets the respective 15-bit R-counter. Serial data format is shown below.

					Mair	n_R_CN	ITR[14	:0] or A	ux_R_	CNTR[14:0]				
Divide Ratio	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
2	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32,767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: R-counter divide ratio must be from 2 to 32,767.

2.3 PROGRAMMABLE FEEDBACK [N] DIVIDERS

2.3.1 Aux_N Register

If the ADDRESS[1:0] field is set to 0 1, data is transferred from the 22-bit shift register into the Aux_N register which sets the Auxiliary PLL's 18-bit N-counter, prescaler value and power-down bit. The 18-bit N-counter consists of a 5-bit swallow counter, Aux_A_CNTR[4:0], and a 13-bit programmable counter, Aux_B_CNTR[12:0]. Serial data format is shown below.

	Mos	st Sig	nific	ant B	it				SHIF	T RE	GIST	ER B	IT LO	OCA	101	N				Lea	st Signifi	cant Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									L	Data I	Field										Address	s Field
Aux_N	Aux_PWDN	P_Aux					Aux	x_B_(CNTR	R[12:0]					,	Aux_A	_CN⁻	ΓR[4:0	0]	0	1
	Aux_N19	Aux_N18	Aux_N17	Aux_N16	Aux_N15	Aux_N14	Aux_N13	Aux_N12	Aux_N11	Aux_N10	Aux_N9	Aux_N8	Aux_N7	Aux_N6	Aux_N5	Aux_N4	Aux_N3	Aux_N2	Aux_N1	Aux_N0		

2.3.2 Main_N Register

If the ADDRESS[1:0] field is set to 1 1, data is transferred from the 22-bit shift register into the Main_N register which sets the Main PLL's 18-bit N-counter, prescaler value and power-down bit. The 18-bit N-counter consists of a 5-bit swallow counter, Main_A_CNTR[4:0], and a 13-bit programmable counter, Main_B_CNTR[12:0]. Serial data format is shown below.

	Mos	st Sig	gnific	ant E	Bit			;	SHIF	T RE	GIST	ER B	IT L	OCA	TIO	N				Lea	st Signifi	cant Bit
	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									ı	Data	Field										Addres	s Field
Main_N	Main_PWDN	P_Main					Mai	n_B_	CNTF	R[12:0	0]					N	/lain_/	A_CN	TR[4:	0]	1	1
	Main_N19	Main_N18	Main_N17	Main_N16	Main_N15	Main_N14	Main_N13	Main_N12	Main_N11	Main_N10	Main_N9	Main_N8	Main_N7	Main_N6	Main_N5	Main_N4	Main_N3	Main_N2	Main_N1	Main_N0		

2.3.3 Feedback Divide Ratio (Main B Counter, Auxiliary B Counter)

					Main_B	_CNTR[1	2:0] or A	JX_B_CN	TR[12:0]				
Divide	N17	N16	N15	N14	N13	N12	N11	N10	N9	N8	N7	N6	N5
Ratio													
3	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	1	0	1
•	•	•	•	•	•	•	•	•	•	•	•	•	•
8,191	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: B-counter divide ratio must be ≥ 3 .

2.3.4 Swallow Counter Divide Ratio (Main A Counter, Auxiliary A Counter)

		Main_A_	CNTR[4:0] or Aux_A_	CNTR[4:0]	
Divide Ratio	Main_N4	Main_N3	Main_N2	Main_N1	Main_N0
0	0	0	0	0	0
1	0	0	0	0	1
•	•	•	•	•	•
31	1	1	1	1	1

Notes: A < P, B > A.

2.3.5 PLL Prescaler Select (P_Aux, P_Main)

The LMX2370 contains two dual modulus prescalers. A 32/33 or a 16/17 prescaler can be selected for the Main synthesizer and a 16/17 or 8/9 prescaler can be selected for the Aux synthesizer.

	Prescal	er Value
P_Main, (Main_N18) or P_Aux (Aux_N18)	2.5 GHz PLL	1.2 GHz PLL
0	16/17	8/9
1	32/33	16/17

	Allowable Pre	escaler Values
PLL Input Frequency	2.5 GHz PLL	1.2 GHz PLL
f _{IN} > 1.2 GHz	32/33	NA
550 < f _{IN} < 1200 MHz	16/17 or 32/33	16/17
f _{IN} < 550 MHz	16/17 or 32/33	8/9 or 16/17

2.3.5.1 Pulse Swallow Function

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

f_{VCO}: Output frequency of external voltage controlled oscillator (VCO)

B: Preset divide ratio of binary 13-bit programmable counter (3 to 8191)

A: Preset divide ratio of binary 5-bit swallow counter

 $0 \le A \le 31 \{P=32\}$

 $0 \le A \le 15 \{P=16\}$

 $0 \le A \le 7 \{P=8\}$

 $A \leq B$

f_{OSC}: Output frequency of the external reference frequency oscillator

R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)

P: Preset modulus of dual modulus prescaler (P = 8, 16, or 32)

2.3.6 PLL Power Down Control (Aux_PWDN, Main_PWDN)

The Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) bits are used to power down either the Main or Auxiliary PLL's charge pump portion, or the entire PLL block depending on the setting of the respective charge pump TRI-STATE bit (Aux_CP__TRI or Main_CP__TRI) in the R_CNTR register. The power-down mechanism is described below. The R and N counters for each respective PLL are disabled and held at reset during the synchronous and asynchronous power down modes. This will allow a smooth acquisition of the Main RF signal when the oscillator input buffer is still active (Auxiliary loop powered up) and vice versa. Upon powering up, both R and N counters will start at the "zero" state, and the relationship between R and N will not be random.

Synchronous Power Down Mode

One of the PLL loops can be synchronously powered down by first setting the respective loop's TRI-STATE mode bit LOW (R17 = 0) and then asserting its power down mode bit (N19 = 1). The power down function is gated by the charge pump. Once the power down program bits Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) and TRI-STATE bits Aux_CP $_{o}$ _TRI (Aux_R17) or Main_CP $_{o}$ _TRI (Main_R17) are loaded, the part will go into power down mode upon the completion of a charge pump pulse event.

Asynchronous Power Down Mode

One of the PLL loops can be asynchronously powered down by first setting the respective loop's TRI-STATE mode bit HI (R17 = 1) and then asserting its power down mode bit (N19 = 1). The power down function is NOT gated by the charge pump. Once the power down program bits Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) and its respective TRI-STATE bit Aux_CP_o-TRI (Aux_R17) or Main_CP_o-TRI (Main_R17) are loaded, the part will go into power down mode immediately.

2.3.7 Power Down Mode Table

Main PLL	Auxiliary PLL	Main Counters	Auxiliary Counters	OSC _{in} Buffer
Active	Active	ON	ON	ON
Active	Powered Down	ON	OFF	ON
Powered Down	Active	OFF	ON	ON
Powered Down	Powered Down	OFF	OFF	OFF

2.4 PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R15–R19 including the phase detector polarity, charge pump magnitude, charge pump TRI-STATE and the output of the Fo/LD pin. The programmable modes are shown in Table 1. Truth table for the programmable modes and Fo/LD output are shown in Table 2 and Table 3.

2.4.1 Programmable Modes Table

R19	R18	R17	R16	R15	
f _{out} /Loc	ck Detect	Charge Pump TRI-STATE	Charge Pump Magnitude	Phase Detector Polarity	Address[1:0]
FoLD 1	FoLD 0	Aux_CP _o _TRI	Aux_CP _o _4X	Aux_PD_POL	0 0
FoLD 3	FoLD 2	Main_CP _o _TRI	Main_CP _o _4X	Main_PD_POL	1 0

2.4.2 Mode Select Truth Table

	CP _o _TRI (Note 6)	CP_o_4X (Note 7)	PD_POL (Note 8)
0	Normal Operation	1X Current	LOW
1	TRI-STATE	4X Current	HIGH

Note 6: Both synchronous and asynchronous power down modes are available with the LMX237x family to be able to adapt to different types of applications. The MICROWIRE control register remains active and capable of loading and latching in data during all of the powerdown modes.

Note 7: ICP₀ (charge pump current magnitude) is dependent on Vp. The ICP₀ LOW current state = 1/4 x ICP₀ HIGH current.

Note 8: See Section 2.4.3


2.4.3 Phase Detector Polarity (Aux_PD_POL, Main_PD_POL)

Depending upon VCO characteristics, the Aux_{PD_POL} (Aux_{R15}) and $Main_{PD_POL}$ ($Main_{R15}$) bits should be set accordingly:

When VCO characteristics are positive like (1), R15 should be set HIGH;

When VCO characteristics are negative like (2), R15 should be set LOW.

VCO CHARACTERISTICS



2.4.4 The FoLD Output Truth Table

Main R[18]	Aux R[18]	Main R[19]	Aux R[19]	Fo/LD Output State
0	0	0	0	Disabled
0	1	0	0	Aux Lock Detect (Note 9)
1	0	0	0	Main Lock Detect (Note 9)
1	1	0	0	Main/Aux Lock Detect (Note 9)
Х	0	0	1	Aux Reference Divider Output
Х	0	1	0	Main Reference Divider Output
Х	1	0	1	Aux Programmable Divider Output
Х	1	1	0	Main Programmable Divider Output
0	0	1	1	FastLock Output. Open Drain Output (Note 10)
0	1	1	1	Reset Aux R and N Counters and TRI-STATE Aux Charge Pump (Note 11)
1	0	1	1	Reset Main R and N Counters and TRI-STATE Main Charge Pump (Note 11)
1	1	1	1	Reset All Four Counters and TRI-STATE both Charge Pumps (Note 11)


X - don't care condition

Note 9: Open drain lock detect output is provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pin is HIGH, with narrow pulses LOW. In the Main/Aux lock detect mode a locked condition is indicated when Main and Aux are both locked.

Note 10: The FastLock mode utilizes the FoLD output pin to switch a second loop filter damping resistor to ground during FastLock operation. Activation of FastLock occurs whenever the Main loop's ICP_o magnitude bit R[16] is selected HI while the R[18] and R[19] mode bits are set.

Note 11: Aux and Main PLLs can be reset independently from each other by using the R[18] and R[19] bits. The Aux Counter Reset mode resets Aux PLL's R and N counters and brings Aux charge pump output to TRI-STATE condition. The Main Counter Reset mode resets Main PLL's R and N counters and brings Main charge pump output to a TRI-STATE condition. The Aux and Main Counter Reset modes reset all counters and bring both charge pump outputs to a TRI-STATE condition. Upon removal of the Reset bits, the N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle.)

2.5 SERIAL DATA INPUT TIMING




NOTES: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.


Data is shifted in MSB first.

TEST CONDITIONS: The Serial Data Input Timing is tested using a symmetrical waveform around $V_{CC}/2$. The test waveform has an edge rate of 0.6 V/ns with amplitudes of 2.2V @ V_{CC} = 2.7V and 2.6V @ V_{CC} = 5.5V.

2.6 TYPICAL LOCK DETECT TIMING




Typical Application Example



Operational Notes:

- * VCO is assumed AC coupled.
- ** R_{IN} increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10Ω to 200Ω depending on the VCO power level. f_{IN} RF impedance ranges from 40Ω to 100Ω . f_{IN} IF impedances are higher.
- *** 50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC_{in} may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)
- **** Adding RC filters to the V_{CC} line is recommended to reduce loop-to-loop noise coupling.



Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.

This is an electrostatic sensitive device. It should be handled only at static free work stations.

Application Information

A block diagram of the basic phase locked loop is shown in Figure 1.




FIGURE 1. Basic Charge Pump Phase Locked Loop

(2)

LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2. The open loop gain is the product of the phase comparator gain $(K\phi)$, the VCO gain (K_{VCO}/s) , and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in Figure 3, while the complex impedance of the filter is given in Equation (2).




FIGURE 2. PLL Linear Model




FIGURE 3. Passive Loop Filter

Open loop gain = H(s) G(s) =
$$\frac{\Theta_i}{\Theta_e} = \frac{K_\phi Z(s) K_{VCO}}{Ns}$$

$$Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2(C1 \cdot C2 \cdot R2) + sC1 + sC2}$$
(1)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}$$
(3)

and

$$T2 = R2 \cdot C2 \tag{4}$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω , the filter time constants T1 and T2, and the design constants K_{φ} , K_{VCO} , and N.

$$G(s) \bullet H(s) |_{s = j \bullet \omega} = \frac{-K_{\phi} \bullet K_{VCO} (1 + j\omega \bullet T2)}{\omega^{2} C1 \bullet N (1 + J\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(5)

From Equation (3) we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in Equation (6).

$$\phi(\omega) = \tan^{-1} (\omega \cdot T2) - \tan^{-1} (\omega \cdot T1) + 180^{\circ}$$
 (6)

A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in *Figure 4* with a solid trace. The parameter ϕ_p shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.

If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase—just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency,

Application Information (Continued)

other terms in the gain and phase *Equations (5), (6)* will have to compensate by the corresponding "1/w" or "1/w²" factor. Examination of *Equations (3), (4), (6)* indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also ensure that

the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2wp. K_{VCO} , $K\varphi$, N, or the net product of these terms can be changed by a factor of 4, to counteract the w² term present in the denominator of *Equations (3), (4)*. The $K\varphi$ term was chosen to complete the transformation because it can readily be switch between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.




FIGURE 4. Open Loop Response Bode Plot

FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233xA PLL is shown in *Figure 5*. When a new frequency is loaded, and the RF Icp_o bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second

identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lcp_o bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.







FIGURE 5. Fastlock PLL Architecture


Physical Dimensions inches (millimeters) unless otherwise noted





LAND PATTERN RECOMENDATION






DIMENSIONS ARE IN MILLIMETERS


MTC20 (Rev E)

Thin Shrink Small Outline (TSSOP) Package Order Number LMX2370TM *For Tape and Reel (2500 units per reel) Order Number LMX2370TMX NS Package Number MTC20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



RECOMMENDED LAND PATTERN
1:1 RATIO WITH PACKAGE SOLDER PADS




DIMENSIONS ARE IN MILLIMETERS

SLB24A (Rev C)

Chip Scale Package
For Tape and Reel (2500 Units Per Reel)
Order Numbers: LMX2370SLBX
NS Package Number SLB24A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Thin Chip Scale Package For Tape and Reel (2500 Units Per Reel) Order Number: LMX2370SLDX NS Package Number SLD24A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.