## LMX2370

## PLLatinum ${ }^{\text {TM }}$ Dual Frequency Synthesizer for RF Personal Communications LMX2370 2.5 GHz/1.2 GHz

## General Description

The LMX2370 monolithic, integrated dual frequency synthesizer, including prescalers, is designed to be used as a first and second local oscillator for dual mode or dual conversion transceivers. It is fabricated using National's 0.5 u ABiCV silicon BiCMOS process. The LMX2370 contains two dual modulus prescalers. A $32 / 33$ or a $16 / 17$ prescaler can be selected for the Main synthesizer and a 16/17 or 8/9 prescaler can be selected for the Aux synthesizer. Using a digital phase locked loop technique, the LMX2370 generates very stable, low noise control signals for UHF and VHF voltage controlled oscillators (VCOs). Serial data is transferred into the LMX2370 via a 1.8 V three wire interface (Data, Enable, Clock) compatible with low voltage baseband processors. Supply voltage can range from 2.7 V to 5.5 V . The LMX2370 features very low current consumption typically: -6.0 mA at 3 V .
The LMX2370 is available in a 24-pad chip scale (CSP), 24-pad thin chip scale (TCSP) or 20-pin TSSOP surface mount plastic packages.

## Features

- 2.7V-5.5V operation
- Ultra low current consumption
- Low phase detector noise floor
- Low voltage MICROWIRE ${ }^{\text {TM }}$ interface ( 1.8 V up to $\mathrm{V}_{\mathrm{CC}}$ )
- Low prescaler values

$$
\begin{aligned}
& 32 / 33 \text { at } \mathrm{f}_{\mathrm{IN}} \leq 2.5 \mathrm{GHz} \\
& 16 / 17 \text { at } \mathrm{f}_{\mathrm{IN}} \leq 1.2 \mathrm{GHz}
\end{aligned}
$$

- Selectable charge pump current levels
- Selectable FastLock ${ }^{\text {™ }}$ mode
- Enhanced ESD protection
- Available in small 24 -pad chip scale package ( $3.5 \times 4.5$ x 1.0 mm )
- Available in small 24-pad chip thin scale package ( 3.5 x $4.5 \times 0.8 \mathrm{~mm}$ )


## Applications

- Portable wireless communications (PCS/PCN, cordless)
- Dual mode cellular telephone systems
- Spread spectrum communication systems (CDMA)
- Cable TV tuners (CATV)

Functional Block Diagram


[^0]Connection Diagrams
TSSOP 20-Pin Package


TSSOP Order Number: LMX2370TM, LMX2370TMX See NS Package Number MTC20

Top View
CSP Order Number: LMX2370SLBX See NS Package Number SLB24A TCSP Order Number: LMX2370SLDX See NS Package Number SLD24A

## Pin Descriptions

| Pin No. |  | Pin <br> Name | I/O | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { 24-Pin } \\ \text { CSP/ } \\ \text { TCSP } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { 20-Pin } \\ & \text { TSSOP } \end{aligned}$ |  |  |  |  |
| 24 | 1 | $\mathrm{V}_{\mathrm{CC}} 1$ | - | Power supply voltage input for RF analog and RF digital circuits. Input may range from 2.7 V to 5.5 V . $\mathrm{V}_{\mathrm{cc}} 1$ must equal $\mathrm{V}_{\mathrm{Cc}} 2$. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. |  |
| 2 | 2 | Vp1 | - | Power supply for Main charge pump. Must be $\geq$ $\mathrm{V}_{\mathrm{CC}}$. |  |
| 3 | 3 | CP。1 | 0 | Internal Main charge pump output. For connection to a loop filter for driving the input of an external VCO. |  |
| 4 | 4 | GND | - | Ground for Main digital circuitry. |  |
| 5 | 5 | $\mathrm{f}_{1 \times} 1$ | 1 | Main prescaler input. Small signal input from the VCO. |  |

Pin Descriptions

| Pin No. |  | Pin Name | I/O | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 24-Pin } \\ \text { CSP/ } \\ \text { TCSP } \end{gathered}$ | $\begin{aligned} & \text { 20-Pin } \\ & \text { TSSOP } \end{aligned}$ |  |  |  |  |
| 6 | 6 | $\mathrm{f}_{\mathrm{IN}} 1 \mathrm{~b}$ | I | Main prescaler complementary input. For single ended operation, a bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane. |  |
| 7 | 7 | GND | - | Ground for Main analog circuitry. |  |
| 8 | 8 | $\mathrm{OSC}_{\text {in }}$ | I | Oscillator input. The input has a $\mathrm{V}_{\mathrm{CC}} / 2$ input threshold and can be driven from an external CMOS or TTL logic gate. |  |
| 10 | 9 | GND | - | Ground for Aux digital, MICROWIRE, FoLD, and oscillator circuits. |  |
| 11 | 10 | Fo/LD | 0 | Multiplexed output of the Main/Aux programmable or reference dividers, Main/Auxiliary lock detect signals and Fastlock mode. CMOS output (see Programmable Modes in the Datasheet). |  |
| 12 | 11 | Clock | 1 | High impedance CMOS Clock input. Data for the various counters is clocked in on the rising edge, into the 22-bit shift register. |  |
| 14 | 12 | Data | 1 | Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input. |  |
| 15 | 13 | LE | I | Load enable. High impedance CMOS input. When LE goes HIGH, data stored in the shift registers is loaded into one of the 4 appropriate latches (control bit dependent). |  |
| 16 | 14 | V $\mu \mathrm{c}$ | - | Power supply for MICROWIRE circuitry. Must be $\leq$ $\mathrm{V}_{\mathrm{cc}}$. Typically connected to same supply level as uprocessor or baseband controller to enable programming at low voltages. |  |
| 17 | 15 | GND | - | Ground for Aux analog circuitry. |  |
| 18 | 16 | $\mathrm{fin}^{2}$ | I | Auxiliary prescaler input. Small signal input from the VCO. |  |
| 19 | 17 | GND | - | Ground for Aux digital, MICROWIRE, FoLD, and oscillator. |  |

Pin Descriptions (Continued)

| Pin No. |  | Pin Name | I/O | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 24-Pin } \\ \text { CSP/ } \\ \text { TCSP } \end{gathered}$ | $\begin{aligned} & \text { 20-Pin } \\ & \text { TSSOP } \end{aligned}$ |  |  |  |  |
| 20 | 18 | CP。2 | 0 | Aux internal charge pump output. For connection to a loop filter for driving the input of an external VCO. |  |
| 22 | 19 | Vp2 | - | Power supply for Aux charge pump. Must be $\geq$ $\mathrm{V}_{\mathrm{Cc}}$. |  |
| 23 | 20 | $\mathrm{V}_{\mathrm{CC}} 2$ | - | Power supply voltage input for Aux analog, Aux digital, FoLD, and oscillator circuits. Input may range from 2.7 V to $5.5 \mathrm{~V} . \mathrm{V}_{\mathrm{CC}} 2$ must equal $\mathrm{V}_{\mathrm{CC}} 1$. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. |  |
| $\begin{gathered} 1,9,13, \\ 21 \end{gathered}$ | - | NC | - | No Connect |  |

## Block Diagram



NOTE: * The numbers in () represent the equivalent chipscale package (CSP) pinout

## Absolute Maximum Ratings (Notes 1, 2) <br> If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage

| $\mathrm{V}_{\mathrm{cc}} 1$ | -0.3 V to 6.5 V |
| :--- | :--- |
| $\mathrm{~V}_{\mathrm{cc}} 2$ | -0.3 V to 6.5 V |
| $\mathrm{Vp1}^{2}$ | -0.3 V to 6.5 V |
| $\mathrm{Vp2}$ | -0.3 V to 6.5 V |
| $\mathrm{~V} \mu \mathrm{c}$ | -0.3 V to 6.5 V |

Voltage on any pin with

GND $=0 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{I}}\right)$
Storage Temperature Range ( $\mathrm{T}_{\mathrm{s}}$ )
-0.3 V to $\mathrm{V}_{\mathrm{cc}}+0.3 \mathrm{~V}$

Lead Temperature (solder, 4 sec.) ( $\mathrm{T}_{\mathrm{L}}$ ) $+260^{\circ} \mathrm{C}$
ESD - Human Body Model (Note 2) < 2 keV

Recommended Operating
Conditions (Note 3)
Power Supply Voltage

| $\mathrm{V}_{\mathrm{CC}} 1$ | 2.7 V to 5.5 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{CC}} 2$ | 2.7 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{CC}} 1-\mathrm{V}_{\mathrm{CC}} 2$ | -0.2 V to 0.2 V |
| $\mathrm{Vp1}$ | $\mathrm{~V}_{\mathrm{CC}}$ to 5.5 V |
| $\mathrm{Vp2}$ | $\mathrm{~V}_{\mathrm{CC}}$ to 5.5 V |
| $\mathrm{~V} \mu \mathrm{c}$ | 1.72 V to $\mathrm{V}_{\mathrm{CC}}$ |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should only be done at ESD free workstations.
Note 3: $\mathrm{V}_{\mathrm{CC}}$ is defined as $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} 1=\mathrm{V}_{\mathrm{CC}} 2$.

Electrical Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{p}}=\mathrm{V} \mu \mathrm{c}=3.0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}\right.$ except as specified).

| GENERAL |  |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{cc}}$ | Power Supply Current | Main = On, Aux = On |  | 6 | 8.5 | mA |
|  |  | Aux Only |  | 2 | 3.25 | mA |
| $\mathrm{I}_{\text {CC-PWDN }}$ | Power Down Current | EN_Main, EN_Aux = 0 |  | 15 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\mathrm{IN}} 1$ | Main PLL Operating Frequency | $\mathrm{P}=32 / 33$ | 1.2 |  | 2.5 | GHz |
|  |  | $\mathrm{P}=16 / 17$ | 45 |  | 1200 | MHz |
| $\mathrm{f}_{\mathrm{IN} 2}$ | Auxiliary PLL Operating Frequency | $\mathrm{P}=16 / 17$ | 45 |  | 1200 | MHz |
|  |  | $\mathrm{P}=8 / 9$ | 45 |  | 550 | MHz |
| f $\phi$ | Phase Detector Frequency |  |  |  | 10 | MHz |
| $\overline{\mathrm{Pf}_{\mathrm{IN}} 1, \mathrm{Pf}_{\mathrm{IN}} 2}$ | RF Input Sensitivity | $2.7 \leq \mathrm{V}_{\mathrm{Cc}} \leq 3.6 \mathrm{~V}$ | -15 |  | 0 | dBm |
|  |  | $3.6 \leq \mathrm{V}_{\mathrm{cc}} \leq 5.5 \mathrm{~V}$ | -10 |  | 0 | dBm |
| OSCILLATOR INPUT |  |  | Value |  |  | Unit |
| Symbol | Parameter | Conditions | Min | Typ | Max |  |
| $\mathrm{OSC}_{\text {in }}$ | Reference Oscillator Input Operating Frequency |  | 2 |  | 50 | MHz |
| $\mathrm{V}_{\text {Osc }}$ | Oscillator Input Sensitivity | $\mathrm{OSC}_{\text {in }}$ | 0.5 |  | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{PP}}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{OSC}_{\text {in }}$ Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | $\mathrm{OSC}_{\text {in }}$ Input Current | $\mathrm{V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | -100 |  |  | $\mu \mathrm{A}$ |
| CHARGE PUMP |  |  | Value |  |  |  |
| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| $\mathrm{ICP}_{\text {o-source }}$ | Main and Auxiliary Charge Pump Output Current (Note 4) | $\mathrm{VCP}_{\mathrm{o}}=\mathrm{Vp} / 2$, ICP ${ }_{\mathrm{o}-4 X} \mathbf{4 X}=0$ |  | -1.0 |  | mA |
| ICP ${ }_{\text {o-sink }}$ |  | $\mathrm{VCP}_{\mathrm{o}}=\mathrm{Vp} / 2, \mathrm{ICP} \mathrm{o}_{\text {_ }} 4 \mathbf{4 X}=0$ |  | 1.0 |  | mA |
| $\mathrm{ICP}_{\text {o-source }}$ |  | $\mathrm{VCP}_{\mathrm{o}}=\mathrm{Vp} / 2, \mathrm{ICP}_{\mathrm{o}-} \mathbf{4 X}=1$ |  | -4.0 |  | mA |
| $\mathrm{ICP}_{\text {o-sink }}$ |  | $\mathrm{VCP}_{\mathrm{o}}=\mathrm{Vp} / 2$, ICP ${ }_{\mathrm{o}-} 4 \mathrm{X}=1$ |  | 4.0 |  | mA |
| ICP ${ }_{\text {o-TRI }}$ | Charge Pump TRI-STATE® Current | $\begin{aligned} & 0.5 \leq \mathrm{VCP}_{\mathrm{o}} \leq \mathrm{Vp}-0.5, \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C} \end{aligned}$ | -2.5 | 0.1 | 2.5 | nA |
| $\begin{aligned} & \text { ICP }_{\text {o-sink }} \text { vs } \\ & \text { ICP }_{\text {o-source }} \end{aligned}$ | CP Sink vs Source Mismatch | $\mathrm{VCP}_{\mathrm{o}}=\mathrm{Vp} / 2, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 3 | 10 | \% |
| ICP。 vs VCP。 | CP Current vs Voltage | $0.5 \leq \mathrm{VCP}_{\circ} \leq \mathrm{Vp}-0.5, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 8 | 15 | \% |

Electrical Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=\mathrm{Vp}=\mathrm{V} \mu \mathrm{c}=3.0 \mathrm{~V} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}\right.$ except as specified). (Continued)

| CHARGE PUMP |  |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Conditions | Min | Typ | Max |  |
| $\mathrm{ICP}_{\mathrm{o}}$ vs T ${ }_{\text {A }}$ | CP Current vs Temperature | VCP ${ }_{\text {o }}=\mathrm{Vp} / 2,-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C}$ |  | 8 |  | \% |
| DIGITAL INTERFACE (DATA, CLOCK, LE) |  |  | Value |  |  | Unit |
| Symbol | Parameter | Conditions | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-Level Input Voltage | $\mathrm{V} \mu \mathrm{c}=1.72 \mathrm{~V}$ to 5.5 V | 0.8 V $\mu \mathrm{c}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-Level Input Voltage | $\mathrm{V} \mu \mathrm{c}=1.72 \mathrm{~V}$ to 5.5 V |  |  | $0.2 \mathrm{~V} \mu \mathrm{c}$ | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High-Level Input Current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V} \mu \mathrm{c}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low-Level Input Current | $\mathrm{V}_{\mathrm{IL}}=0, \mathrm{~V} \mu \mathrm{c}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-Level Output Current | $\mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{EXT}}=1.8 \mathrm{~V}$ (Note 5) |  | 0.1 | 0.4 | V |
| MICROWIRE TIMING |  |  | Value |  |  | Unit |
| Symbol | Parameter | Conditions | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{cs}}$ | Data to Clock Setup Time | See Data Input Timing | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Data to Clock Hold Time | See Data Input Timing | 20 |  |  | ns |
| $\mathrm{t}_{\text {cWH }}$ | Clock Pulse Width High | See Data Input Timing | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CWL}}$ | Clock Pulse Width Low | See Data Input Timing | 50 |  |  | ns |
| $\mathrm{t}_{\text {ES }}$ | Clock to Load Enable Setup Time | See Data Input Timing | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{EW}}$ | Load Enable Pulse Width | See Data Input Timing | 50 |  |  | ns |

Note 4: Main and Auxiliary Charge Pump magnitude are controlled by Main_ICP ${ }_{0} \_4 X$ and Aux_ICP ${ }_{0} \_4 X$ bits respectively.
Note 5: Lock Detect open drain output only pulled up to $V_{\text {EXT }}$. Typically $\mathrm{V}_{\mathrm{EXT}}=\mathrm{V}_{\mathrm{CC}}$.

## Charge Pump Current Specification Definitions



10102619
$I 1=C P$ sink current at $V_{D o}=V_{P}-\Delta V$
$\mathrm{I} 2=\mathrm{CP}$ sink current at $\mathrm{V}_{\mathrm{Do}}=\mathrm{V}_{\mathrm{P}} / 2$
$\mathrm{I} 3=\mathrm{CP}$ sink current at $\mathrm{V}_{\mathrm{Do}}=\Delta \mathrm{V}$
$14=C P$ source current at $\mathrm{V}_{\mathrm{Do}}=\mathrm{V}_{\mathrm{P}}-\Delta \mathrm{V}$
$\mathrm{I} 5=\mathrm{CP}$ source current at $\mathrm{V}_{\mathrm{Do}}=\mathrm{V}_{\mathrm{P}} / 2$
$16=C P$ source current at $V_{D o}=\Delta V$
$\Delta \mathrm{V}=\mathrm{V}$ oltage offset from positive and negative rails. Dependent on VCO tuning range relative to $\mathrm{V}_{\mathrm{CC}}$ and ground. Typical values are between 0.5 V and 1.0 V .

1. $I_{D o}$ vs $V_{D o}=$ Charge Pump Output Current magnitude variation vs Voltage $=$
$[1 / 2 *\{| | 1|-||3|\}] /[1 / 2 *\{| | 1|+||3|\}] * 100 \%$ and $[1 / 2 *\{| | 4|-|I 6|\}] /[1 / 2 *\{| | 4|+||6|\}] * 100 \%$
2. $I_{\text {Do-sink }}$ vs $I_{\text {Do-source }}=$ Charge Pump Output Current Sink vs Source Mismatch $=$
$[|I 2|-||5|] /[1 / 2 *\{| | 2|+|I 5|\}] * 100 \%$
3. $\mathrm{I}_{\mathrm{Do}}$ vs $\mathrm{T}_{\mathrm{A}}=$ Charge Pump Output Current magnitude variation vs Temperature $=$ $\left[I I 2 @\right.$ templ $\left.-\| I 2 @ 25^{\circ} \mathrm{Cl}\right] / I I 2 @ 25^{\circ} \mathrm{Cl} * 100 \%$ and $\left[I I 5 @\right.$ templ $\left.-I I 5 @ 25^{\circ} \mathrm{CI}\right] / I I 5 @ 25^{\circ} \mathrm{Cl} * 100 \%$

RF Sensitivity Test Block Diagram


Note: $N=10,000 \quad R=50 \quad P=64$
Note: Sensitivity limit is reached when the error of the divided RF output, $F_{0} L D$, is $\geq 1 \mathrm{~Hz}$.

## Typical Performance Characteristics



10102621
Charge Pump Current vs $\mathrm{CP}_{\mathrm{o}}$ Voltage


ICP。 TRI-STATE
vs $\mathrm{CP}_{\mathrm{o}}$ Voltage


10102624

Sink vs Source 1x-Mode Mismatch
(See Note 2 under Charge Pump Current Specification Definitions)


RF Input Impedance, $\mathrm{T}=25^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}} 1=30 \mathrm{kHz}$ to 3 GHz


Marker $1=500 \mathrm{MHz}$, Real $=21.602$, Imag. $=-84.160$
Marker $2=1 \mathrm{GHz}$, Real $=9.2314$, Imag. $=-28.793$
Marker $3=2 \mathrm{GHz}$, Real $=9.9365$, Imag. $=27.582$
Marker $4=2.5 \mathrm{GHz}$, Real $=25.867$, Imag. $=71.137$

Sink vs Source $4 x$-Mode Mismatch
(See Note 2 under Charge Pump Current Specification Definitions)


AUX Input Impedance, $\mathbf{T}=25^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{IN}}{ }^{2}=10 \mathrm{MHz}$ to 1000 MHz


Marker $1=500 \mathrm{MHz}$, Real $=21.836$, Imag. $=-85.836$
Marker $2=750 \mathrm{MHz}$, Real $=12.824$, Imag. $=-50.973$
Marker $3=1$ GHz, Real $=9.6270$, Imag. $=-29.989$

Typical Performance Characteristics


Auxiliary Input Sensitivity vs Frequency


Oscillator Input Sensitivity vs Frequency


### 1.0 Functional Description

The basic phase-lock-loop (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX2370, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, a current mode charge pump, as well as programmable reference [R] and feedback [ N ] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R-counter to obtain a comparison reference frequency. This reference signal $\left(f_{\mathrm{R}}\right)$ is then presented to the input of a phase/frequency detector and compared with the feedback signal $\left(f_{\mathrm{N}}\right)$, which is obtained by dividing the VCO frequency down by way of the N -counter. The phase/frequency detector's current source output pumps charge into the loop filter, which then integrates into the VCO's control voltage. The function of the phase/frequency comparator is to adjust the control voltage presented to the VCO until the feedback signal frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the integer divide ratio.

### 1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for the Main and Auxiliary PLLs is provided from the external reference through the $\mathrm{OSC}_{\text {in }}$ pin. $\mathrm{OSC}_{\text {in }}$ can operate up to 50 MHz with input sensitivity of $0.5 \mathrm{~V}_{\mathrm{Pp}}$. The $\mathrm{OSC}_{\text {in }}$ pin drives both the Main R-counter and the Auxiliary R-counter. The input has a $\mathrm{V}_{\mathrm{CC}} / 2$ input threshold that can be driven from an external CMOS or TTL logic gate. Typically, the $\mathrm{OSC}_{\text {in }}$ is connected to the output of a crystal oscillator.

### 1.2 REFERENCE DIVIDERS (R-COUNTERS)

The Main and Auxiliary R-counters are both clocked through the oscillator block in common. The maximum frequency is 50 MHz . Both R-counters are CMOS design and 15-bit in length with programmable divider ratio from 2 to 32,767 .

### 1.3 PRESCALERS

The complimentary $f_{I N}$ and $f_{\text {INB }}$ inputs drive a differential-pair amplifier which feeds to the respective prescaler. The Main PLL complementary $f_{I N} 1$ and $f_{I N} 1 b$ inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. The Auxiliary PLL has the complimentary input AC coupled to ground through an internal 10 pF capacitor. The Auxilary PLL complimentary input is not brought out to a pin, and is intended for single ended configuration only. The LMX2370 has a dual modulus prescaler with 2 selectable modulo. A 32/33 or 16/17 prescaler is available on the Main PLL and a $16 / 17$ or $8 / 9$ prescaler is available on the Auxilary PLL. Both the Main and Auxiliary prescalers' outputs drive the subsequent CMOS flip-flop chain comprising the programmable N feedback counters. The proper prescaler value must be chosen to in order not to exceed the maximum CMOS frequency. For $\mathrm{f}_{\mathrm{IN}}>1.2 \mathrm{GHz}$, the $32 / 33$ prescaler must be selected, similarly for $\mathrm{f}_{\mathrm{IN}}>550 \mathrm{MHz}$, the prescaler value must be at least 16/17, and for $\mathrm{f}_{\mathrm{IN}}<550 \mathrm{MHz}$, an $8 / 9$ prescaler value is allowable.

### 1.4 FEEDBACK DIVIDERS (N-COUNTERS)

The Main and Auxiliary N -counters are clocked by the output of Main and Aux prescalers respectively. The N -counter is composed of a 13-bit integer divider and a 5 -bit swallow counter. Selecting a $32 / 33$ prescaler provides a minimum
continuous divider range from 992 to 262,143 while selecting a $16 / 17$ or $8 / 9$ prescaler value allows for continuous divider values between and 240 to 131,087 and 56 to 65,559 respectively.

### 1.5 PHASE/FREQUENCY DETECTORS

The phase/frequency detectors are driven from their respective N - and R-counter outputs. The maximum frequency at the phase detector inputs is 10 MHz unless limited by the minimum continuous divide ratio of the dual-modulus prescaler. The phase detector output controls the charge pump. The polarity of the pump-up or pump-down control is programmed using Main_PD_POL or Aux_PD_POL, depending on whether Main or Auxiliary VCO characteristics is positive or negative. The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zone.

### 1.6 CHARGE PUMPS

The phase detector's current source output pumps charge into an external loop filter, which then integrates into the VCO's control voltage. The charge pump steers the charge pump output $\mathrm{CP}_{\mathrm{o}}$ to $\mathrm{V}_{\mathrm{P}}$ (pump-up) or Ground (pump-down). When locked, $\mathrm{CP}_{\mathrm{o}}$ is primarily in a TRI-STATE mode with small corrections. The charge pump output current magnitude can be selected as 1.0 mA or 4.0 mA by programming the Main_ICP o_4X or Aux_ICP $\mathbf{o}_{\mathbf{o}} 4 \mathrm{XX}$ bits.

### 1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed through the Microwire serial interface. The interface is comprised of three signal pins: clock, data and load enable (LE). The supply for the MICROWIRE circuitry is separate from the rest of the IC to allow for controller voltages down to 1.8 V . Serial data is clocked into the 22-bit shift register upon the rising edge of clock. The MSB bit of data shifts first. The last two bits decode the internal register address. On the rising edge of LE, data stored in the shift register is loaded into one of the four latches according to the address bits. The synthesizer can be programmed even in power down state. A complete programming description is followed in Section 2.0.

### 1.8 MULTIFUNCTION OUTPUTS

The LMX2370 FoLD output pin can be configured as the FastLock output or CMOS programmed output, analog lock detects as well as showing the internal block status such as the counter outputs.

### 1.8.1 Lock Detect Output

An analog lock detect status generated from the phase detector is available on the Fo/LD output pin, if selected. The lock detect output goes high when the charge pump is inactive. It goes low when the charge pump is active during a comparison cycle. The lock detect signal output is an open drain configuration. When a PLL is in power down mode, the respective lock detect output is always high.

### 1.8.2 FastLock Outputs

When configured as FastLock mode, the current can be increased $4 x$ while maintaining loop stability by synchronously switching a parallel loop filter resistor to ground, resulting in a $\sim 2 x$ change in loop bandwidth. The zero gain crossover point of the open loop gain, or the loop bandwidth is effectively shifted up in frequency by a factor of $\sqrt{ } 4=2$ during FastLock mode. For $\omega^{\prime}=2 \omega$, the phase margin during FastLock will also remain constant. The charge pump cur-

### 1.0 Functional Description

(Continued)
rent is programmed via MICROWIRE interface. When the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error, an open drain NMOS on chip device (FoLD) switches in a second resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second resistor equal to the primary resistor value is wired in appropriately, the loop will lock faster without any additional stability considerations to account for.

### 1.9 POWER CONTROL

Each PLL is individually power controlled by device powerdown (PWDN) bits. The Main_PWDN and Aux_PWDN bits determine the state of power control. Activation of any PLL
power-down condition results in the disabling of the respective N -counter and de-biasing of its respective $\mathrm{f}_{\mathrm{IN}}$ input (to a high impedance state). The R-counter functionality also becomes disabled under this condition.
The reference oscillator input block is powered down when both Main_PWDN and Aux_PWDN bits are asserted. The $\mathrm{OSC}_{\text {in }}$ pin reverts to a high impedance state when this condition exists. Power down forces the respective charge pump and phase comparator logic to a TRI-STATE condition. During the power down condition, both N - and R-counters are held at reset. Upon powering up, the N -counter resumes counting in "close" alignment with the R-counter. The maximum error is at most one prescaler cycle. The MICROWIRE interface remains active and it is capable of loading and latching in data during all of the power down modes.

### 2.0 Programming Description

### 2.1 MICROWIRE INTERFACE

The LMX237x register set can be accessed through the MICROWIRE interface. A 22-bit shift register is used as a temporary register to indirectly program the on-chip registers. The shift register consists of a 20-bit DATA[19:0] field and a 2-bit ADDRESS[1:0] field as shown below. The address field is used to decode the internal register address. Data is clocked into the shift register in the direction from MSB to LSB, when the CLOCK signal goes high. On the rising edge of Load Enable (LE) signal, data stored in the shift register is loaded into the addressed latch.

| MSB | LSB |  |
| :--- | :--- | ---: |
|  | DATA[19:0] |  |
| 21 | ADDRESS[1:0] |  |
| 21 |  | 0 |

### 2.1.1 Registers' Address Map

When Load Enable (LE) is transitioned high, data is transferred from the 22-bit shift register into the appropriate latch depending on the state of the ADDRESS[1:0] bits. A multiplexing circuit decodes these address bits and writes the data field to the corresponding internal register.

| ADDRESS[1:0] <br> FIELD | REGISTER <br> ADDRESSED |  |
| :---: | :---: | :--- |
| 0 | 0 | Aux_R Register |
| 0 | 1 | Aux_N Register |
| 1 | 0 | Main_R Register |
| 1 | 1 | Main_N Register |


| 2.0 Programming Description (Continued) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2.1.2 Registers' Truth Table |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Most Significant Bit |  |  |  |  | SHIFT REGISTER BIT LOCATION |  |  |  |  |  |  |  |  |  |  |  |  | Least Significant Bit |  |  |  |
|  | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Data Field |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Address Field |  |
| Aux_R | FoLD 1 | FoLD 0 | $\begin{gathered} \text { Aux }_{-} \\ \mathrm{CP}_{\mathrm{o}} \\ \text { TRI } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \mathrm{CP}_{\mathrm{O-}} \\ 4 \mathrm{X} \end{gathered}$ | $\begin{aligned} & \hline \text { Aux_ } \\ & \mathrm{PD}_{-} \\ & \mathrm{POL} \\ & \hline \end{aligned}$ | Aux_R_CNTR[14:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
|  | $\begin{gathered} \text { Aux_ } \\ \text { R19 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R18 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R17 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R16 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R15 } \end{gathered}$ | $\begin{array}{c\|} \hline \text { Aux_ } \\ \text { R14 } \end{array}$ | $\begin{gathered} \text { Aux_ } \\ \text { R13 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R12 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R11 } \end{gathered}$ | $\begin{gathered} \hline \text { Aux_ } \\ \text { R10 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R9 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Aux_ } \\ \text { R8 } \\ \hline \end{array}$ | $\begin{gathered} \text { Aux_ } \\ \text { R7 } \end{gathered}$ | $\begin{gathered} \text { Aux_ }_{-} \\ \text {R6 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R5 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R4 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { R3 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Aux_- } \\ \text { R2 } \\ \hline \end{array}$ | Aux_ R1 | $\begin{gathered} \text { Aux_ } \\ \text { RO } \end{gathered}$ |  |  |
| Aux_N | Aux PWDN | $\begin{gathered} P_{-} \\ \text {Aux } \end{gathered}$ | Aux_B_CNTR[12:0] |  |  |  |  |  |  |  |  |  |  |  |  | Aux_A_CNTR[4:0] |  |  |  |  | 0 | 1 |
|  | $\begin{aligned} & \text { Aux_ } \\ & \text { N19 } \end{aligned}$ | $\begin{aligned} & \text { Aux_ } \\ & \text { N18 } \end{aligned}$ | $\begin{aligned} & \text { Aux_ }^{\prime} \\ & \text { N17 } \end{aligned}$ | $\begin{aligned} & \text { Aux_ } \\ & \text { N16 } \end{aligned}$ | $\begin{aligned} & \text { Aux_ } \\ & \text { N15 } \end{aligned}$ | $\begin{aligned} & \hline \text { Aux_ } \\ & \text { N14 } \end{aligned}$ | Aux_ N13 | Aux N12 | Aux_ N11 | $\begin{aligned} & \text { Aux_ } \\ & \text { N10 } \end{aligned}$ | $\begin{gathered} \hline \text { Aux } \\ \text { N9 } \end{gathered}$ | $\begin{gathered} \hline \text { Aux_ } \\ \text { N8 } \end{gathered}$ | $\begin{gathered} \text { Aux_ }_{-} \\ \text {N7 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { N6 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { N5 } \end{gathered}$ | $\begin{gathered} \text { Aux_ } \\ \text { N4 } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Aux}_{1} \\ \text { N3 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Aux_ } \\ & \text { N2 } \\ & \hline \end{aligned}$ | Aux <br> N1 | $\begin{aligned} & \text { Aux } \\ & \text { NO } \end{aligned}$ |  |  |
|  | FoLD 3 | FoLD 2 | Main $\mathrm{CP}_{\mathrm{o}}$ TRI | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \mathrm{CP}_{\mathrm{o}} \\ 4 \mathrm{X} \\ \hline \end{array}$ |  | Main_R_CNTR[14:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 0 |
|  | $\begin{gathered} \text { Main_ }^{\text {R19 }} \end{gathered}$ | Main R18 | $\begin{array}{\|c} \text { Main_ } \\ \text { R17 } \end{array}$ | $\begin{gathered} \hline \text { Main_ }_{2} \\ \text { R16 } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R15 } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { Main_ } \\ \text { R14 } \end{gathered}$ | $\begin{gathered} \hline \text { Main_ } \\ \text { R13 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Main_ } \\ \text { R12 } \end{gathered}$ | $\begin{gathered} \text { Main_ } \\ \text { R11 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R10 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R9 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R8 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main__ }^{2} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R6 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ }_{2} \\ \text { R5 } \end{array}$ | $\begin{gathered} \text { Main_ }^{2} \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R3 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { R2 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ }_{2} \\ \text { R1 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ }^{2} \\ \text { R0 } \end{array}$ |  |  |
| $\begin{aligned} & \mathbf{z}_{1} \\ & \cdot \frac{ᄃ 1}{N 1} \\ & \stackrel{1}{n} \end{aligned}$ | Main_ PWDN | P_ <br> Main | Main_B_CNTR[12:0] |  |  |  |  |  |  |  |  |  |  |  |  | Main_A_CNTR[4:0] |  |  |  |  | 1 | 1 |
|  | Main_ N19 | Main N18 | Main_ N17 | $\begin{gathered} \text { Main_ } \\ \text { N16 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { N15 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { N14 } \end{array}$ | $\begin{array}{c\|} \hline \text { Main_ } \\ \text { N13 } \\ \hline \end{array}$ | $\begin{gathered} \text { Main_ } \\ \text { N12 } \end{gathered}$ | $\begin{array}{c\|} \text { Main_} \\ \text { N11 } \end{array}$ | $\begin{gathered} \text { Main_ } \\ \text { N10 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { N9 } \end{array}$ | $\begin{array}{\|c} \hline \text { Main_ } \\ \text { N8 } \end{array}$ | $\begin{gathered} \text { Main_ } \\ \text { N7 } \end{gathered}$ | $\begin{gathered} \text { Main_ } \\ \text { N6 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_}^{2} \\ \text { N5 } \end{array}$ | $\begin{gathered} \text { Main_ } \\ \text { N4 } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { N3 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { N2 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { N1 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { Main_ } \\ \text { No } \\ \hline \end{array}$ |  |  |

### 2.0 Programming Description <br> (Continued)

### 2.2 PROGRAMMABLE REFERENCE DIVIDERS (Main and Aux R Counters)

### 2.2.1 Aux_R Register

If the ADDRESS[1:0] field is set to 00 , data is transferred from the 22 -bit shift register into the Aux_R register when Load Enable (LE) signal goes high. The Aux_R register sets the Aux PLL's 15-bit R-counter divide ratio and various programmable modes. The divide ratio is put into the Aux_R_CNTR[14:0] field. The divider ratio must be $\geq 2$. For the description of bits Aux_R15-Aux_R19 see Section 2.4.


### 2.2.2 Main_R Register

If the ADDRESS[1:0] field is set to 10 , data is transferred from the 22-bit shift register into the Main_R register which sets the Main PLL's 15-bit R-counter divide ratio when Load Enable (LE) signal goes high. The divide ratio is put into the Main_R_CNTR[14:0] field. The divider ratio must be $\geq 2$. For the description of bits Main_R15-Main_R19 see Section 2.4.

|  | Most Significant Bit |  |  |  |  |  |  |  | SHIFT REGISTER BIT LOCATION |  |  |  |  |  |  |  |  |  |  | Least Significant Bit |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Data Field |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Address Field |  |
| Main_R | $\begin{aligned} & \text { on } \\ & \text { مे } \\ & \text { ㅇ } \end{aligned}$ | $\begin{aligned} & \text { N } \\ & 0 \\ & 0 \\ & \text { ㅇ } \end{aligned}$ |  |  |  | Main_R_CNTR[14:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 | 0 |
|  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{m}{\tilde{r}_{1}} \\ & \stackrel{c}{\tilde{n}} \end{aligned}$ | $\begin{aligned} & \stackrel{N}{\sim} \\ & \underset{\sim}{\prime} \\ & \stackrel{N}{N} \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { n } \\ & \text { ! } \\ & \text {. } \\ & \end{aligned}$ |  |  |  | $\begin{aligned} & \bar{x}_{1} \\ & \dot{I_{1}^{N}} \end{aligned}$ |  |  |  |

### 2.2.3 Reference Divide Ratio (Main and Auxiliary R-Counters)

If the ADDRESS[1:0] field is set to 00 or 10 ( 00 for Aux and 10 for Main) data is transferred MSB first from the 22-bit shift register into a latch which sets the respective 15 -bit R-counter. Serial data format is shown below.

|  | Main_R_CNTR[14:0] or Aux_R_CNTR[14:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Divide Ratio | R14 | R13 | R12 | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| 32,767 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: R-counter divide ratio must be from 2 to 32,767.

### 2.3 PROGRAMMABLE FEEDBACK [N] DIVIDERS

### 2.3.1 Aux_N Register

If the ADDRESS[1:0] field is set to 01 , data is transferred from the 22 -bit shift register into the Aux_N register which sets the Auxiliary PLL's 18 -bit N -counter, prescaler value and power-down bit. The 18 -bit N -counter consists of a 5 -bit swallow counter, Aux_A_CNTR[4:0], and a 13-bit programmable counter, Aux_B_CNTR[12:0]. Serial data format is shown below.

### 2.0 Programming Description <br> (Continued)

|  | Most Significant Bit |  |  |  |  |  |  |  | SHIFT REGISTER BIT LOCATION |  |  |  |  |  |  |  |  |  |  | Least Significant Bit |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Data Field |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Address Field |  |
| Aux_N | $z$ 0 0 0 $\vdots$ $\vdots$ $\vdots$ | $\underset{\square}{\text { ¢ }}$ | Aux_B_CNTR[12:0] |  |  |  |  |  |  |  |  |  |  |  |  | Aux_A_CNTR[4:0] |  |  |  |  | 0 | 1 |
|  | ¢ |  |  | $\begin{aligned} & \hline 0 \\ & \frac{0}{z} \\ & \vdots \\ & \frac{x}{4} \end{aligned}$ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{z} \\ & \stackrel{\rightharpoonup}{z} \\ & \stackrel{\rightharpoonup}{\tau} \end{aligned}$ |  | $\begin{aligned} & \mathrm{N} \\ & \underset{\sim}{z} \\ & \underset{\sim}{x} \\ & \underset{\sim}{x} \end{aligned}$ |  |  | $\begin{aligned} & \text { o } \\ & \text { Z } \\ & \frac{x}{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \infty \\ & \underset{\sim}{\infty} \\ & \underset{\substack{x}}{\prime} \end{aligned}$ |  |  | $\begin{aligned} & \text { n } \\ & \frac{x}{\Sigma_{1}} \end{aligned}$ |  |  | $\begin{aligned} & \underset{\sim}{z} \\ & \underset{\sim}{x} \\ & \end{aligned}$ | $\begin{aligned} & \Sigma_{1} \\ & \underset{\sim}{x} \end{aligned}$ |  |  |  |

### 2.3.2 Main_N Register

If the ADDRESS[1:0] field is set to 11 , data is transferred from the 22 -bit shift register into the Main_N register which sets the Main PLL's 18 -bit N-counter, prescaler value and power-down bit. The 18 -bit N -counter consists of a 5 -bit swallow counter, Main_A_CNTR[4:0], and a 13-bit programmable counter, Main_B_CNTR[12:0]. Serial data format is shown below.

|  | Most Significant Bit |  |  |  |  |  |  |  | SHIFT REGISTER BIT LOCATION |  |  |  |  |  |  |  |  |  |  | Least Significant Bit |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Data Field |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Address Field |  |
| Main_N |  | $\sum_{\text {a }}^{\text {C, }}$ | Main_B_CNTR[12:0] |  |  |  |  |  |  |  |  |  |  |  |  | Main_A_CNTR[4:0] |  |  |  |  | 1 | 1 |
|  |  |  |  |  |  |  |  | $N$ <br> $\sim$ <br> $\sim$ |  |  |  |  |  |  |  |  |  | N N N N N |  |  |  |  |
| 2.3.3 Feedback Divide Ratio (Main B Counter, Auxiliary B Counter) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Main_B_CNTR[12:0] or Aux_B_CNTR[12:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Divide Ratio | N17 |  | N16 |  | N15 |  | N14 |  | N13 | N1 |  | N11 |  | N10 |  | N |  | N8 |  | N7 | N6 | N5 |
| 3 | 0 |  | 0 |  | 0 |  | 0 |  | 0 | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 | 1 | 1 |
| 4 | 0 |  | 0 |  | 0 |  | 0 |  | 0 | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 1 | 0 | 1 |
| - | - |  | - |  | - |  | - |  | - | - |  | - |  | - |  | - |  | - |  | - | - | - |
| 8,191 | 1 |  | 1 |  | 1 |  | 1 |  | 1 | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 | 1 | 1 |

Note: B-counter divide ratio must be $\geq 3$.

### 2.3.4 Swallow Counter Divide Ratio (Main A Counter, Auxiliary A Counter)

|  | Main_A_CNTR[4:0] or Aux_A_CNTR[4:0] |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Divide Ratio | Main_N4 | Main_N3 | Main_N2 | Main_N1 | Main_N0 |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| 31 | 1 | 1 | 1 | 1 | 1 |
| Notes: A < P, B > A. |  |  |  |  |  |

### 2.3.5 PLL Prescaler Select (P_Aux, P_Main)

The LMX2370 contains two dual modulus prescalers. A $32 / 33$ or a $16 / 17$ prescaler can be selected for the Main synthesizer and a $16 / 17$ or $8 / 9$ prescaler can be selected for the Aux synthesizer.

### 2.0 Programming Description (Continued)

|  |  | Prescaler Value |  |
| :---: | :---: | :---: | :---: |
| P_Main, (Main_N18) or P_Aux (Aux_N18) | 2.5 GHz PLL | 1.2 GHz PLL |  |
| 0 | $16 / 17$ | $8 / 9$ |  |
| 1 | Allowable Prescaler Values |  |  |
| $32 / 33$ |  |  | $16 / 17$ |
| PLL Input Frequency | 2.5 GHz PLL | $\mathbf{1 . 2 ~ G H z ~ P L L ~}$ |  |
| $\mathrm{f}_{\mathrm{IN}}>1.2 \mathrm{GHz}$ | $32 / 33$ | NA |  |
| $550<\mathrm{f}_{\mathrm{IN}}<1200 \mathrm{MHz}$ | $16 / 17$ or $32 / 33$ | $16 / 17$ |  |
| $\mathrm{f}_{\mathrm{IN}}<550 \mathrm{MHz}$ | $16 / 17$ or $32 / 33$ | $8 / 9$ or $16 / 17$ |  |

### 2.3.5.1 Pulse Swallow Function

$\mathrm{f}_{\mathrm{vco}}=[(\mathrm{P} \times \mathrm{B})+\mathrm{A}] \times \mathrm{f}_{\mathrm{Osc}} / \mathrm{R}$
$\mathrm{f}_{\mathrm{vco}}$ : Output frequency of external voltage controlled oscillator (VCO)
B: Preset divide ratio of binary 13-bit programmable counter (3 to 8191)
A: Preset divide ratio of binary 5-bit swallow counter
$0 \leq \mathrm{A} \leq 31\{\mathrm{P}=32\}$
$0 \leq \mathrm{A} \leq 15\{\mathrm{P}=16\}$
$0 \leq \mathrm{A} \leq 7\{\mathrm{P}=8\}$
$\mathrm{A} \leq \mathrm{B}$
$\mathrm{f}_{\mathrm{Osc}}$ : Output frequency of the external reference frequency oscillator
R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
P: Preset modulus of dual modulus prescaler ( $\mathrm{P}=8,16$, or 32)

### 2.3.6 PLL Power Down Control (Aux_PWDN, Main_PWDN)

The Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) bits are used to power down either the Main or Auxiliary PLL's charge pump portion, or the entire PLL block depending on the setting of the respective charge pump TRI-STATE bit (Aux_CP o_TRI or Main_CP ${ }_{\text {o }}$ TRI) in the R_CNTR register. The power-down mechanism is described below. The R and N counters for each respective PLL are disabled and held at reset during the synchronous and asynchronous power down modes. This will allow a smooth acquisition of the Main RF signal when the oscillator input buffer is still active (Auxiliary loop powered up) and vice versa. Upon powering up, both R and N counters will start at the "zero" state, and the relationship between R and N will not be random.

## Synchronous Power Down Mode

One of the PLL loops can be synchronously powered down by first setting the respective loop's TRI-STATE mode bit LOW (R17 $=0)$ and then asserting its power down mode bit $(\mathrm{N} 19=1)$. The power down function is gated by the charge pump. Once the power down program bits Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) and TRI-STATE bits Aux_CP o_TRI (Aux_R17) or Main_CP o_TRI (Main_R17) are loaded, the part will go into power down mode upon the completion of a charge pump pulse event.

## Asynchronous Power Down Mode

One of the PLL loops can be asynchronously powered down by first setting the respective loop's TRI-STATE mode bit HI (R17 $=1$ ) and then asserting its power down mode bit (N19 = 1). The power down function is NOT gated by the charge pump. Once the power down program bits Aux_PWDN (Aux_N19) and Main_PWDN (Main_N19) and its respective TRI-STATE bit Aux_CP ${ }_{\mathrm{o}}$ _TRI (Aux_R17) or Main_CP_TRI (Main_R17) are loaded, the part will go into power down mode immediately.

### 2.0 Programming Description

### 2.3.7 Power Down Mode Table

| Main PLL | Auxiliary PLL | Main <br> Counters | Auxiliary <br> Counters | OSC $_{\text {in }}$ Buffer |
| :---: | :---: | :---: | :---: | :---: |
| Active | Active | ON | ON | ON |
| Active | Powered Down | ON | OFF | ON |
| Powered Down | Active | OFF | ON | ON |
| Powered Down | Powered Down | OFF | OFF | OFF |

### 2.4 PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R15-R19 including the phase detector polarity, charge pump magnitude, charge pump TRI-STATE and the output of the Fo/LD pin. The programmable modes are shown in Table 1. Truth table for the programmable modes and Fo/LD output are shown in Table 2 and Table 3.
2.4.1 Programmable Modes Table

| R19 | R18 | R17 | R16 | R15 | Address[1:0] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {Out }} /$ Lock Detect |  | Charge <br> Pump <br> TRI-STATE | Charge Pump Magnitude | Phase <br> Detector <br> Polarity |  |
| FoLD 1 | FoLD 0 | Aux_CP ${ }_{\text {of }}$ TRI | Aux_CP o_4X | Aux_PD_POL | 00 |
| FoLD 3 | FoLD 2 | Main_CP ${ }_{\text {o }}$ TRI | Main_CP ${ }_{\text {o }}$ 4X | Main_PD_POL | 10 |

### 2.4.2 Mode Select Truth Table

|  | $\mathbf{C P}_{\mathrm{o}-}$ TRI (Note 6) | $\mathbf{C P}_{\mathbf{o}-} \mathbf{4 X}$ (Note 7) | PD_POL (Note 8) |
| :---: | :---: | :---: | :---: |
| 0 | Normal Operation | 1 X Current | LOW |
| 1 | TRI-STATE | 4 X Current | HIGH |

Note 6: Both synchronous and asynchronous power down modes are available with the LMX237x family to be able to adapt to different types of applications. The MICROWIRE control register remains active and capable of loading and latching in data during all of the powerdown modes.

Note 7: $I C P_{0}$ (charge pump current magnitude) is dependent on Vp . The $I C P_{o}$ LOW current state $=1 / 4 \times I C P_{0}$ HIGH current.
Note 8: See Section 2.4.3

### 2.4.3 Phase Detector Polarity (Aux_PD_POL, Main_PD_POL)

Depending upon VCO characteristics, the Aux_PD_POL (Aux_R15) and Main_PD_POL (Main_R15) bits should be set accordingly:
When VCO characteristics are positive like (1), R15 should be set HIGH;
When VCO characteristics are negative like (2), R15 should be set LOW.

## VCO CHARACTERISTICS



### 2.0 Programming Description

(Continued)

### 2.4.4 The FoLD Output Truth Table

| Main <br> R[18] | Aux <br> $\mathrm{R}[18]$ | Main <br> $\mathrm{R}[19]$ | Aux <br> $\mathrm{R}[19]$ | Fo/LD Output State |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Disabled |
| 0 | 1 | 0 | 0 | Aux Lock Detect (Note 9) |
| 1 | 0 | 0 | 0 | Main Lock Detect (Note 9) |
| 1 | 1 | 0 | 0 | Main/Aux Lock Detect (Note 9) |
| $X$ | 0 | 0 | 1 | Aux Reference Divider Output |
| $X$ | 0 | 1 | 0 | Main Reference Divider Output |
| $X$ | 1 | 0 | 1 | Aux Programmable Divider Output |
| $X$ | 1 | 1 | 0 | Main Programmable Divider Output |
| 0 | 0 | 1 | 1 | FastLock Output. Open Drain Output (Note 10) |
| 0 | 1 | 1 | 1 | Reset Aux R and N Counters and TRI-STATE Aux Charge Pump (Note 11) |
| 1 | 0 | 1 | 1 | Reset Main R and N Counters and TRI-STATE Main Charge Pump (Note 11) |
| 1 | 1 | 1 | 1 | Reset All Four Counters and TRI-STATE both Charge Pumps (Note 11) |

Note 9: Open drain lock detect output is provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pin is HIGH, with narrow pulses LOW. In the Main/Aux lock detect mode a locked condition is indicated when Main and Aux are both locked.
Note 10: The FastLock mode utilizes the FoLD output pin to switch a second loop filter damping resistor to ground during FastLock operation. Activation of FastLock occurs whenever the Main loop's ICP o magnitude bit R[16] is selected $H$ while the $R[18]$ and $\mathrm{R}[19]$ mode bits are set.
Note 11: Aux and Main PLLs can be reset independently from each other by using the R[18] and R[19] bits. The Aux Counter Reset mode resets Aux PLL's R and N counters and brings Aux charge pump output to TRI-STATE condition. The Main Counter Reset mode resets Main PLL's R and N counters and brings Main charge pump output to a TRI-STATE condition. The Aux and Main Counter Reset modes reset all counters and bring both charge pump outputs to a TRI-STATE condition. Upon removal of the Reset bits, the N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle.)

### 2.0 Programming Description <br> (Continued)

2.5 SERIAL DATA INPUT TIMING

Serial Data Input Timing


NOTES: Parenthesis data indicates programmable reference divider data
Data shifted into register on clock rising edge.
Data is shifted in MSB first.
TEST CONDITIONS: The Serial Data Input Timing is tested using a symmetrical waveform around $\mathrm{V}_{\mathrm{CC}} / 2$. The test waveform has an edge rate of $0.6 \mathrm{~V} / \mathrm{ns}$ with amplitudes of $2.2 \mathrm{~V} @ \mathrm{~V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ and $2.6 \mathrm{~V} @ \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}$.

### 2.6 TYPICAL LOCK DETECT TIMING




## Operational Notes:

* $\quad \mathrm{VCO}$ is assumed AC coupled.
** $\quad \mathrm{R}_{\text {IN }}$ increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are $10 \Omega$ to $200 \Omega$ depending on the VCO power level. $\mathrm{f}_{\mathrm{IN}}$ RF impedance ranges from $40 \Omega$ to $100 \Omega$. $\mathrm{f}_{\mathrm{IN}}$ IF impedances are higher.
*** $50 \Omega$ termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. $\mathrm{OSC}_{\text {in }}$ may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below)
**** Adding RC filters to the $\mathrm{V}_{\mathrm{CC}}$ line is recommended to reduce loop-to-loop noise coupling.


Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.
This is an electrostatic sensitive device. It should be handled only at static free work stations.

## Application Information

A block diagram of the basic phase locked loop is shown in
Figure 1.


FIGURE 1. Basic Charge Pump Phase Locked Loop

## LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2. The open loop gain is the product of the phase comparator gain ( $K \phi$ ), the VCO gain ( $\mathrm{K}_{\mathrm{vco}} / \mathrm{s}$ ), and the loop filter gain $\mathrm{Z}(\mathrm{s})$ divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in Figure 3, while the complex impedance of the filter is given in Equation (2).


FIGURE 2. PLL Linear Model


FIGURE 3. Passive Loop Filter

$$
\begin{gather*}
\text { Open loop gain }=H(s) G(s)=\frac{\Theta_{i}}{\Theta_{e}}=\frac{K_{\phi} Z(s) K_{V C O}}{N s}  \tag{1}\\
Z(s)=\frac{s(C 2 \bullet R 2)+1}{s^{2}(C 1 \bullet C 2 \bullet R 2)+s C 1+s C 2} \tag{2}
\end{gather*}
$$

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$
\begin{equation*}
T 1=R 2 \cdot \frac{C 1 \bullet C 2}{C 1+C 2} \tag{3}
\end{equation*}
$$

and

$$
\begin{equation*}
\mathrm{T} 2=\mathrm{R} 2 \cdot \mathrm{C} 2 \tag{4}
\end{equation*}
$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, $\omega$, the filter time constants T1 and T2, and the design constants $\mathrm{K}_{\phi}, \mathrm{K}_{\mathrm{vco}}$, and N .

$$
\begin{equation*}
\left.G(s) \bullet H(s)\right|_{S}=j \bullet \omega=\frac{-K_{\phi} \bullet K_{V C O}(1+j \omega \bullet T 2)}{\omega^{2} C 1 \bullet N(1+J \omega \bullet T 1)} \bullet \frac{T 1}{T 2} \tag{5}
\end{equation*}
$$

From Equation (3) we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in Equation (6).

$$
\begin{equation*}
\phi(\omega)=\tan ^{-1}(\omega \bullet \mathrm{~T} 2)-\tan ^{-1}(\omega \bullet \mathrm{~T} 1)+180^{\circ} \tag{6}
\end{equation*}
$$

A plot of the magnitude and phase of $\mathrm{G}(\mathrm{s}) \mathrm{H}(\mathrm{s})$ for a stable loop, is shown in Figure 4 with a solid trace. The parameter $\phi_{\mathrm{p}}$ shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.
If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB . In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency,

## Application Information (Continued)

other terms in the gain and phase Equations (5), (6) will have to compensate by the corresponding " $1 / w$ " or " $1 / w^{2}$ " factor. Examination of Equations (3), (4), (6) indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also ensure that
the magnitude of the open loop gain, $\mathrm{H}(\mathrm{s}) \mathrm{G}(\mathrm{s})$ is equal to zero at wp' = $2 w p . \mathrm{K}_{\mathrm{vco}}, \mathrm{K} \phi, \mathrm{N}$, or the net product of these terms can be changed by a factor of 4 , to counteract the $w^{2}$ term present in the denominator of Equations (3), (4). The K $\phi$ term was chosen to complete the transformation because it can readily be switch between $1 X$ and $4 X$ values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.


FIGURE 4. Open Loop Response Bode Plot

## FASTLOCK CIRCUIT IMPLEMENTATION

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233xA PLL is shown in Figure 5. When a new frequency is loaded, and the RF Icpo bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second
identical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF Icpo bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.


FIGURE 5. Fastlock PLL Architecture

Physical Dimensions inches (millimeters) unless otherwise noted


LAND PATTERN RECOMENDATION


Thin Shrink Small Outline (TSSOP) Package
Order Number LMX2370TM
*For Tape and Reel ( 2500 units per reel) Order Number LMX2370TMX NS Package Number MTC20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


RECOMMENDED LAND PATTERN 1:1 RATIO WITH PACKAGE SOLDER PADS


DIMENSIONS ARE IN MILLIMETERS
SLB24A (Rev C)
Chip Scale Package
For Tape and Reel (2500 Units Per Reel) Order Numbers: LMX2370SLBX
NS Package Number SLB24A


Thin Chip Scale Package
For Tape and Reel (2500 Units Per Reel)
Order Number: LMX2370SLDX
NS Package Number SLD24A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

| National Semiconductor | National Semiconductor | National Semiconductor | National Semiconductor |
| :---: | :---: | :---: | :---: |
| Americas Customer | Europe Customer Support Center | Asia Pacific Customer | Japan Customer Support Center |
| Support Center | Fax: +49 (0) 180-530 8586 | Support Center | Fax: 81-3-5639-7507 |
| Email: new.feedback@nsc.com | Email: europe.support@ nsc.com | Email: ap.support@nsc.com | Email: jpn.feedback@nsc.com |
| Tel: 1-800-272-9959 | Deutsch Tel: +49 (0) 6995086208 |  | Tel: 81-3-5639-7560 |
|  | English Tel: +44 (0) 8702402171 |  |  |
| www.national.com | Français Tel: +33 (0) 141918790 |  |  |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.


[^0]:    FastLock ${ }^{\text {TM }}$, PLLatinum ${ }^{\text {TM }}$ and MICROWIRE ${ }^{\text {TM }}$ are trademarks of National Semiconductor Corporation
    TRI-STATE ${ }^{\circledR}$ is a registered trademark of National Semiconductor Corporation.

