September 1996

LMX2335/LMX2336/LMX2337 PLLatinum™ Dual Frequency Synthesizer for RF Personal Communications

LMX2335 1.1 GHz/1.1 GHz LMX2336 2.0 GHz/1.1 GHz LMX2337 550 MHz/550 MHz

General Description

The LMX2335, LMX2336 and LMX2337 are monolithic, integrated dual frequency synthesizers, including two high frequency prescalers, and are designed for applications requiring two RF phase-lock loops. They are fabricated using National's ABiC IV silicon BiCMOS process.

The LMX2335/36/37 contains two dual modulus prescalers. A 64/65 or a 128/129 prescaler can be selected for each RF synthesizer. A second reference divider chain is included in the IC for improved system noise. LMX2335/36/37, which employ a digital phase locked loop technique, combined with a high quality reference oscillator and loop filters, provide the tuning voltages for voltage controlled oscillators to generate very stable low noise RF local oscillator signals.

Serial data is transferred into the LMX2335/36/37 via a three wire interface (Data, Enable, Clock). Supply voltage can range from 2.7V to 5.5V. The LMX2335/36/37 feature very low current consumption; LMX2335/37 −10 mA at 3V, LMX2336 −13 mA at 3V. The LMX2335/37 are available in

both a JEDEC SO and TSSOP 16-pin surface mount plastic package. The LMX2336 is available in a TSSOP 20-pin surface mount plastic package.

Features

- 2.7V to 5.5V operation
- **n** Low current consumption
- Selectable powerdown mode: I_{CC} = 1 µA (typ)
- Dual modulus prescaler: 64/65 or 128/129
- Selectable charge pump TRI-STATE[®] mode
- Selectable charge pump current levels
- Selectable FastLock™ mode

Applications

- Cellular telephone systems (AMPS, ETACS, RCR-27)
- Cordless telephone systems (DECT, ISM, PHS, CT-1+)
- Personal Communication Systems (DCS-1800, PCN-1900)
- Dual Mode PCS phones
- **n** CATV

PHASE

COMP

PHASE

COMF

FASTLOCK

■ Other wireless communication systems

CHARGE

PUMP

CHARGE

PUMP

 $f_{\text{OUT}}/$ Lock

Detect

Fastlock **MUX**

RF₂

LD

RF₁

LD

 f_{IN} RF2

 $0SC_{in}$

 $\mathrm{osc}_{\mathsf{out}}$

 f_{IN} RF1

CLOCK

DATA

1F

RF₂

Prescaler

OSC

 $RF1$

Prescaler

 $18 - BIT$ RF2

N COUNTER

15-BIT RF2

R COUNTER

 $15 - BIT$ RF1

R COUNTER

 $22 - BIT$

DATA REGISTER

 $18 - BIT$ RF1

N COUNTER

© 2000 National Semiconductor Corporation DS012332 www.national.com

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Fastlock™, MICROWIRE™ and PLLatinum™ are trademarks of National Semiconductor Corporation.

DS012332-1

 D_0 2

 F_0LD

 D_0 1

Connection Diagrams

Order Number LMX2335M/LMX2335TM or LMX2337M/LMX2337TM NS Package Number M16A and MTC16

Order Number LMX2336TM NS Package Number MTC20

Pin Descriptions

F

DS012332-17

Note: V_{CC}1 supplies power to the RF1 prescaler, N-counter, R-counter, and phase detector. V_{CC}2 supplies power to the RF2 prescaler, N-counter, phase
detector, R-counter along with the OSC_{in} buffer, MICROWIRE, and F

 V_P1 and V_P2 can be run separately as long as $V_P \geq V_{CC}$.

Pin Descriptions (Continued)

LMX2335/37 Pin # → **8/10** ← **LMX2336 Pin # Pin Name** → **F_oLD X signifies a function not available**

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Power Supply Voltage

Electrical Characteristics
Ves = 5.0V, V = 5.0V; T, = 25°C, except

 $-$ 25°C, except as specified

Lead Temperature (solder 4 sec.) (T_L) +260°C

Recommended Operating Conditions

Electrical Characteristics (Continued)

LMX2335/LMX2336/LMX2337 **LMX2335/LMX2336/LMX2337**

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performanced limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.

Note 2: This device is a high performance RF integrated circuit with an ESD rating <2 keV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected workstations.

Note 3: See PROGRAMMABLE MODES for I_{CP_0} description.

Note 4: Clock, Data and LE does not include $f_{IN}1$, $f_{IN}2$ and OSC_{in} .

Typical Performance Characteristics

www.national.com 6

LMX2335/LMX2336/LMX2337 LMX2335/LMX2336/LMX2337

LMX2335/LMX2336/LMX2337

LMX2335/LMX2336/LMX2337

Functional Description

The simplified block diagram below shows the 22-bit data register, two 15-bit R Counters and two 18-bit N Counters (intermediate latches are not shown). The data stream is clocked (on the rising edge of Clock) into the DATA register, MSB first. The data stored in the shift register is loaded into one of the 4 appropriate latches on the rising edge of LE. The last two bits are the Control Bits. The DATA is transferred into the counters as follows:

PROGRAMMABLE REFERENCE DIVIDERS (RF1 AND RF2 R COUNTERS)

If the Control Bits are 00 or 01 (00 for RF2 and 01 for RF1) data is transferred from the 22-bit shift register into a latch which sets the 15-bit R Counter. Serial data format is shown below.

15-BIT PROGRAMMABLE REFERENCE DIVIDER RATIO (R COUNTER)

Notes: Divide ratios less than 3 are prohibited.

Divide ratio: 3 to 32767

R1 to R15: These bits select the divide ratio of the programmable reference divider. Data is shifted in MSB first.

LMX2335/LMX22336/LMX2337 **LMX2335/LMX2336/LMX2337**

Functional Description (Continued)

PROGRAMMABLE DIVIDER (N COUNTER)

Each N counter consists of the 7-bit swallow counter (A counter) and the 11-bit programmable counter (B counter). If the Control Bits are 10 or 11 (10 for RF2 counter and 11 for RF1 counter) data is transferred from the 20-bit shift register into a 7-bit latch (which sets the Swallow (A) Counter) and an 11-bit latch (which sets the 11-bit programmable (B) Counter), MSB first. Serial data format is shown below.

7-BIT SWALLOW COUNTER DIVIDE RATIO (A COUNTER)

 $B > A$ $A < P$

11-BIT PROGRAMMABLE COUNTER DIVIDE RATIO (B COUNTER)

Notes: Divide ratio: 3 to 2047 (Divide ratios less than 3 are prohibited)

 $B \geq A$

PULSE SWALLOW FUNCTION

 $f_{VCO} = [(P \times B) + A] \times f_{OSC}/R$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- B: Preset divide ratio of binary 11-bit programmable counter (3 to 2047)
- A: Preset divide ratio of binary 7-bit swallow counter
	- $(0 \leq A \leq P$; $A \leq B)$
- $f_{\rm OSC}$: Output frequency of the external reference frequency oscillator
- R: Preset divide ratio of binary 15-bit programmable reference counter (3 to 32767)
- P: Preset modulus of dual modulus prescaler ($P = 64$ or 128)

PROGRAMMABLE MODES

Several modes of operation can be programmed with bits R16–R20 including the phase detector polarity, charge pump tristate and the output of the F_0LD pin. The prescaler and power down modes are selected with bits N19 and N20. The programmable modes are shown in Table 1. Truth table for the programmable modes and F_0LD output are shown in Tables 2, 3.

Functional Description (Continued)

C ₁	C ₂	R16		R17	R ₁₈		R19		R20
$\mathbf 0$	0	RF2 Phase Detector Polarity		$RF2$ I_{CP0}	$RF2D_0$ TRI-STATE		RF ₂ LD		RF2F _o
$\mathbf 0$		RF1 Phase Detector Polarity		$RF1$ I_{CPO}	$RF1D_0$ TRI-STATE		RF1 LD		$RF1 F_0$
		C ₂ C ₁			N ₁₉		N20		
			0	RF ₂ Prescaler		Pwdn RF ₂			
			1	RF ₁ Prescaler		Pwdn RF ₁			

TABLE 1. Programmable Modes

TABLE 2. Mode Select Truth Table

Note 5: The I_{CP_0} LOW current state = $1/4 \times I_{CP_0}$ HIGH current.

Note 6: Activation of the RF2 PLL or RF1 PLL powerdown modes result in the disabling of the respective N counter divider and debiasing of its respective f_{IN} inputs (to a high impedance state). The powerdown function is gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program mode is loaded, the part will go into powerdown mode when the charge pump reaches a TRI-STATE condition. The R counter and Oscillator functionality does not become disabled until both RF2 and RF1 powerdown bits are activated. The OSC_{in} is connected to V_{CC} through 100 kΩ resistor and the OSC_{out} goes HIGH when this condition exists. The MICROWIRE control register remains active and capable of loading and latching data during all of the powerdown modes.

Note 7: PHASE DETECTOR POLARITY

Depending upon VCO characteristics, the R16 bits should be set accordingly:

When VCO characteristics are positive like (1), R16 should be set HIGH;

When VCO characteristics are negative like (2), R16 should be set LOW.

Note 8:

TABLE 3. The F_oLD Output Truth Table

Functional Description (Continued)

Note 9: When the F_oLD output is disabled it is actively pulled to a low logic state.

Note 10: Lock detect output provided to indicate when the VCO frequency is in "lock". When the loop is locked and a lock detect mode is selected, the pins output is HIGH, with narrow pulses LOW. In the RF1/RF2 lock detect mode a locked condition is indicated when RF2 and RF1 are both locked.

Note 11: The Fastlock mode utilized the F_oLD output pin to switch a second loop filter damping resistor to ground during fastlock operation. Activation of Fastlock occurs whenever the RF loop's Icpo magnitude bit #17 is selected HIGH (while the #19 and #20 mode bits are set for Fastlock).

Note 12: The Counter Reset mode bits R19 and R20 when activated reset all counters. Upon removal of the Reset bits the N counter resumes counting in "close" alignment with the R counter. (The maximum error is one prescaler cycle). If the Reset bits are activated the R counter is also forced to Reset, allowing smooth acquisition upon powering up.

SERIAL DATA INPUT TIMING

Notes: Parenthesis data indicates programmable reference divider data.

Data shifted into register on clock rising edge.

Data is shifted in MSB first.

Test Conditions: The Serial Data Input Timing is tested using a symmetrical waveform around V_{CC}/2. The test waveform has an edge rate of 0.6V/ns with
amplitudes of 2.2V @ V_{CC} = 2.7V and 2.6V @ V_{CC} = 5.5V.

PHASE COMPARATOR AND INTERNAL CHARGE PUMP CHARACTERISTICS

Notes: Phase difference detection range: −2π to +2π

The minimum width pump up and pump down current pulses occur at the D_0 pin when the loop is locked.

Typical Application Example

Operational Notes:

- VCO is assumed AC coupled.
- R_{IN} increases impedance so that VCO output power is provided to the load rather than the PLL. Typical values are 10 Ω to 200Ω depending on the VCO power level. f_{IN} RF impedance ranges from 40Ω to 100Ω. f_{IN} IF impedances are higher.
- *** 50Ω termination is often used on test boards to allow use of external reference oscillator. For most typical products a CMOS clock is used and no terminating resistor is required. OSC_{in} may be AC or DC coupled. AC coupling is recommended because the input circuit provides its own bias. (See Figure below).
- **** Adding RC filters to the V_{CC} lines is recommended to reduce loop-to-loop noise coupling.

Application Hints:

Proper use of grounds and bypass capacitors is essential to achieve a high level of performance. Crosstalk between pins can be reduced by careful board layout.

This is an electrostatic sensitive device. It should be handled only at static free work stations.

Application Information

A block diagram of the basic phase locked loop is shown in Figure ¹.

Application Information (Continued)

Loop Gain Equations

A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2. The open loop gain is the product of the phase comparator gain (K_{ϕ}) , the VCO gain (K_{VCO}/s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in Figure 3, while the complex impedance of the filter is given in Equation (2).

FIGURE 2. PLL Linear Model

FIGURE 3. Passive Loop Filter

Open loop gain = H(s) G(s) =
$$
\frac{\Theta_i}{\Theta_e}
$$
 = $\frac{K_{\phi}Z(s)K_{VCO}}{Ns}$ (1)

$$
Z(s) = \frac{s(C2 \cdot R2) + 1}{s^2(C1 \cdot C2 \cdot R2) + sC1 + sC2}
$$
 (2)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$
T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2}
$$
 (3)

$$
T2 = R2 \cdot C2 \tag{4}
$$

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency, ω, the filter time contants T1 and T2, and the design constants K_{ϕ} , K_{VCO} , and N.

$$
G(s) \bullet H(s) \big|_{s=j \bullet \omega} = \frac{-K_{\phi} \bullet K_{\text{VCO}} \left(1 + j\omega \bullet T2\right)}{\omega^2 C 1 \bullet N \left(1 + j\omega \bullet T1\right)} \bullet \frac{T1}{T2} \tag{5}
$$

From Equation (3) we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in Equation (5).

$$
\phi(\omega) = \tan^{-1} (\omega \cdot T2) - \tan^{-1} (\omega \cdot T1) + 180^{\circ} \text{C} \qquad (6)
$$

A plot of the magnitude and phase of G(s) H(s) for a stable loop, is shown in Figure 4 with a solid trace. The parameter ϕ_p shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.

If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase — just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve Figure 4 over to a different cutoff frequency, illustrated by dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase Equations (5) , (6) will have to compensate by the corresponding "1/w" or "1/w²" factor. Examination of Equations (3), (4), (5) indicates the damping resistor variable R2 could be chosen to compensate with "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also ensure that the magnitude of the open loop gain, $H(s)G(s)$ is equal to zero at wp' = 2 wp. K_{VCO} , K ϕ , N, or the net product of these terms can be changed by a factor of 4, to counteract with w^2 term present in the denominator of Equations (3) , (4) . The K ϕ term was chosen to complete the transformation because it can readily be switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.

Fastlock Circuit Implementation

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX2335/36/37 PLL is shown in Figure 5. When a new frequency is loaded, and the RF1 $I_{CP₀}$ bit is set high, the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical damping resistor is wired in appropriately. the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF1 I_{CPo} bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.

www.national.com 14

LMX2335/LMX2336/LMX2337 **LMX2335/LMX2336/LMX2337**

Downloaded from [Elcodis.com](http://elcodis.com/) electronic components distributor

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.