Precision Monolithics Inc.

FEATURES

- . Four Voltage Output DACs on a Single Chip
- Microprocessor Compatible
- Adjustment-Free ±1/2LSB Total Error
- **Guaranteed Monotonicity**
- Single (+5V to +15V) or Dual Supply
- Space Saving 20-Pin 0.3 Inch DIP
- TTL/CMOS (5V) Compatible
- Single Specification Table for Both Dual and Single Power Supply Operation
- Fast Data Load, twR = 90ns, All Temperatures

APPLICATIONS

- Automatic Test Equipment
- Process/Industrial Controls
- Energy Controls
- Scientific Instrumentation
- Medical Equipment
- Multi-Channel Microprocessor-Controlled:
 - Variable Resistors
 - System Calibration
 - Op Amp Offset and Gain Adjust

GENERAL DESCRIPTION

The PM-7226 contains four 8-bit voltage output CMOS digitalto-analog converters on a single chip. Also incorporated into this chip are four input latches and interface control logic.

The four latches are under control of one write and two address signals and are fed from a common 8-bit data bus. It allows the PM-7226 to be packaged into a narrow space-saving 20-pin, 300-mil DIP. All digital inputs are TTL/CMOS (5V) compatible. Also, each DAC's input latch is addressable for easy microprocessor interface. The on-board output amplifiers can each drive up to 5mA from either a single or dual supply.

The PM-7226's compact size, low power, and economical costper-channel, make it attractive for applications requiring multiple D/A converters without sacrificing circuit-board space. System reliability is also increased due to reduced parts count.

PMI's advanced oxide-isolated, silicon-gate, CMOS process allows the PM-7226's analog and digital circuitry to be manufactured on the same chip. This, coupled with PMI's highlystable thin-film R-2R resistor ladder, aids in matching and temperature tracking between DACs.

The PM-7226 is an improved replacement for the AD7226.

ORDERING INFORMATION†


	F	PACKAGE: 20-PIN	
TOTAL UNADJUSTED ERROR	MILITARY* TEMPERATURE	INDUSTRIAL TEMPERATURE	COMMERCIAL TEMPERATURE
±1/2 LSB	PM7226AR	PM7226ER	PM7226GP
±1 LSB	PM7226BR	PM7226FR	PM7226HP
±1 LSB	_	_	PM7226HPC††
±1 LSB	_	_	PM7226HS††

- * For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- † Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic dip, and TO-can packages. For ordering information, see 1988 Data Book, Section 2.
- †† For availability and burn-in information on SO and PLCC packages, contact your local sales office.


CROSS REFERENCE

PMI	ADI	TEMPERATURE RANGE
PM7226AR	_	MII
PM7226BR	AD7226TQ	MIL
PM7226ER	_	IND
PM7226FR	AD7226BQ	IND
PM7226GP	_	
PM7226HP	AD7226KN	COM
PM7226HPC	AD7226KP	

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

ELECTRICAL CHARACTERISTICS: DUAL SUPPLY: V_{DD} =+11.4V to +16.5V; V_{SS} =-5V ±10%; AGND=DGND=0V; V_{REF} =+2V to (V_{DD} -4V). SINGLE SUPPLY: V_{DD} =+15V ±5%; V_{SS} = AGND=DGND=0V; V_{REF} =+10V; unless otherwise specified. T_A =-55°C to +125°C apply for PM-7226AR/BR; T_A =-25°C to +85°C apply for PM-7226ER/FR; T_A =0°C to +70°C apply for PM-7226GP/HP/HPC/HS. All specifications apply for DACs A, B, C, and D.

				PM-722	6	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY						
Resolution	N		8	_	_	Bits
Total Unadjusted Error (Note 1)	TUE	PM-7226A/E/G PM-7226B/F/H	_	=	±1/2 ±1	LSB
Relative Accuracy	INL	PM-7226A/E/G PM-7226B/F/H		_	±1/2 ±1	LSB
Differential Nonlinearity (Note 2)	DNL	PM-7226A/E/G PM-7226B/F/H	_	_	±1/2 ±1	LSB
Full Scale Error	G _{FSE}	PM-7226A/E/G PM-7226B/F/H	_	=	±1/2 ±1	LSB
Full Scale Temperature Coefficient (Note 4)	TCG _{FS}		-	1	±20	ppm/°C
Zero Code Error	Vzse	DUAL SUPPLY PM-7226A/E/G PM-7226B/F/H	_	=	±5 ±20	mV
Zero code Error	* ZSE	SINGLE SUPPLY PM-7226A/E/G PM-7226B/F/H	_	_	±10 ±20	
Zero Code Error Temperature Coefficient (Note 4)	TCV _{ZS}	DUAL SUPPLY ONLY	_	±10	_	μV/°C
REFERENCE INPUT						
Voltage Range (Note 3)			2	_	(V _{DD} - 4V)	V
Input Resistance	R _{IN}		2	_	_	kΩ
Input Capacitance (Note 4)	C _{IN}	Digital Inputs = all 0's Digital Inputs = all 1's	65 —	_	300	pF



Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.


ELECTRICAL CHARACTERISTICS: DUAL SUPPLY: V_{DD}=+11.4V to +16.5V; V_{SS}=-5V ±10%; AGND=DGND=0V; V_{REF}=+2V to $(V_{DD}-4V)$. SINGLE SUPPLY: $V_{DD}=+15V\pm5\%$; $V_{SS}=AGND=DGND=0V$; $V_{REF}=+10V$; unless otherwise specified. $T_A=-55^{\circ}C$ to $+125^{\circ}C$ apply for PM-7226AR/BR; $T_A=-25^{\circ}C$ to $+85^{\circ}C$ apply for PM-7226ER/FR; $T_A=0^{\circ}C$ to $+70^{\circ}C$ apply for PM-7226ER/FR; $T_A=0^{\circ}C$ PM-7226GP/HP/HPC/HS. All specifications apply for DACs A, B, C, and D. (Continued)

					PM-7226		
PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DIGITAL INPUTS							
Digital Inputs High	V _{INH}			2.4	-	_	V
Digital Inputs Low	V _{INL}			_		0.8	V
Input Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$	F	-	·	±1	μΑ
Input Capacitance (Note 4)	CIN		[2]	-	<u></u>	8	pF
Input Coding					BINARY		
POWER SUPPLIES						×	
Positive Supply Current (Note 6)	I _{DD}			-	_	12	mA
Negative Supply Current (Note 6)	Iss	DUAL SUPPLY ONLY		_	_	10	mA
DYNAMIC PERFORMANCE							
V _{OUT} Slew Rate (Note 4)	SR			2.5	_	_	V/μs
V _{OUT} Settling Time (Positive or Negative) (Notes 4, 5)	t _s			-	_	5	μs
Digital Crosstalk (Note 4)	Q			-	10		nVs
Minimum Load Resistance	R _{L(min)}	V _{OUT} = +10V		2	_	_	kΩ
SWITCHING CHARACTERISTICS (Note 4)						
Address to Write Set-Up Time	t _{AS}			0	_	_	ns
Address to Write Hold Time	t _{AH}			0	_	_	ns
Data Valid to Write Set-Up Time	t _{DS}		3	90	_	_	ns
Data Valid to Write Hold Time	t _{DH}			10	_	_	ns
Write Pulse Width	t _{WR}			90	_	-	ns
NOTES:							

- mi. Includes Full Scale Error, Relative Accuracy, and Zero Code Error. All devices guaranteed monotonic over the full operating temperature
- $m 1. \ \ V_{DD}-4$ volts is the maximum reference voltage for the above specifications.
- 4. Guaranteed by design and not subject to production test.
- 5. $V_{REF} = +10V$; to where output settles to 1/2 LSB.
- 6. $V_{IN} = V_{INL}$ or V_{INH} ; outputs unloaded.



DICE CHARACTERISTICS



DIE SIZE: 0.129×0.152 , 19,608 sq. mils (3.28 mm \times 3.86 mm, 12.65 sq. mm)

V _{OUTB}	11. DB3
V _{OUTA}	12. DB2
V _{SS}	13. DB1
	14. DB0(LSB)
AGND	15. WR
DGND	16. A1
DB7(MSB)	17. A0
DB6	18. V _{DD}
DB5	19. V _{OUTD}
DB4	20. V _{OUTC}
	V _{OUTB} V _{OUTA} V _{SS} V _{REF} AGND DGND DB7(MSB) DB6 DB5 DB4

For additional DICE ordering information, refer to 1988 Data Book, Section 2.

Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

WAFER TEST LIMITS: DUAL SUPPLY: V_{DD} = +11.4V to +16.5V; V_{SS} = -5V ±10%; \overrightarrow{A} GND = DGND = 0V; V_{REF} = +2V to (V_{DD} - 4V). SINGLE SUPPLY: V_{DD} = +15V ±5%; V_{SS} = AGND = DGND = 0V; V_{REF} = +10V; unless otherwise specified. T_A = +25°C. All specifications apply for DACs A, B, C, and D.

			PM-7226GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
STATIC ACCURACY				
Resolution	N		8	Bits
Total Unadjusted Error (Note 1)	TUE		±1	LSB MAX
Relative Accuracy	INL		±1	LSB MAX
Differential Nonlinearity (Note 2)	DNL		±1	LSB MAX
Full Scale Error	G _{FSE}		±1	LSB MAX
Zero Code Error	V _{ZSE}		±20	mV MAX
REFERENCE INPUT				
Voltage Range (Note 3)	V _{REF}		2 to (V _{DD} - 4V)	V
Input Resistance	R _{IN}		2	kΩ MIN



PM-7226 QUAD 8-BIT CMOS D/A CONVERTER WITH VOLTAGE OUTPUT

Specifications apply for DUAL or SINGLE SUPPLY, unless otherwise specified.

WAFER TEST LIMITS: DUAL SUPPLY: $V_{DD} = +11.4V$ to +16.5V; $V_{SS} = -5V \pm 10\%$; AGND = DGND = 0V; $V_{REF} = +2V$ to $(V_{DD} - 4V)$. SINGLE SUPPLY: $V_{DD} = +15V \pm 5\%$; $V_{SS} = AGND = DGND = 0V$; $V_{REF} = +10V$; unless otherwise specified. $T_A = +25^{\circ}C$. All specifications apply for DACs A, B, C, and D. (Continued)

			PM-7226GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
DIGITAL INPUTS		30 g I N B		
Digital Inputs High	V _{INH}		2.4	V MIN
Digital Inputs Low	V _{INL}	9	0.8	V MAX
Input Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$	±1	μΑ ΜΑΧ
Input Coding			BINARY	
POWER SUPPLIES				
Positive Supply Current (Note 4)	I _{DD}		12	mA MAX
Negative Supply Current (Note 4)	I _{SS}	DUAL SUPPLY ONLY	10	mA MAX

NOTES:

- 1. Includes Full Scale Error, Relative Accuracy, and Zero Code Error.
- 2. All dice guaranteed monotonic over the full operating temperature range.
- 3. $V_{DD}-4$ volts is the maximum reference voltage for the above specifications.
- 4. $V_{IN} = V_{INL} = V_{INH}$; outputs unloaded.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.




ABSOLUTE MAXIMUM RATINGS ($T_A = +25$ °C, unless otherwise noted)

otherwise noted)
V_{DD} to AGND or DGND0.3V, +17V
V_{SS} to AGND or DGND7V, V_{DD}
V _{DD} to V _{SS}
AGND to DGND
Digital Input Voltage to DGND0.3V, V _{DD}
V _{REF} to AGND
V _{OUT} to AGND (Note 1) V _{SS} , V _{DD}
Power Dissipation (Any Package) to +75°C500mW
Derates above +75°C 6.6mW/°C
Operating Temperature
Military, AR/BR
Industrial, ER/FR25°C to +85°C
Commercial, GP/HP/HPC/HS 0°C to +70°C


Dice Junction Temperature	+150°C
Storage Temperature65°C to	+150°C
Lead Temperature (Soldering, 10 sec)	+300°C
NOTES:	


- Outputs may be shorted to any terminal provided the package power dissipation is not exceeded. Typical output short circuit current to AGND is 50mA.
- The digital inputs are diode-protected; however, permanent damage may occur on unconnected inputs from high-energy electrostatic fields. Keep device in conductive foam at all times until ready for use.
- 3. Use proper anti-static handling procedures.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to above maximum rating conditions for extended periods may affect device reliability.

BURN-IN CIRCUIT





TYPICAL PERFORMANCE CHARACTERISTICS






RELATIVE ACCURACY vs CODE AT $T_A = -55^{\circ}\text{C}, +25^{\circ}\text{C}, +125^{\circ}\text{C}$







DIFFERENTIAL NONLINEARITY








POWER SUPPLY CURRENT vs TEMPERATURE




- -

OUTPUT VOLTAGE NOISE DENSITY (e_n) vs FREQUENCY



BROADBAND NOISE



TIME (1ms/DIV)



PARAMETER DEFINITIONS

TOTAL UNADJUSTED ERROR

This specification includes Full-Scale-Error, Relative Accuracy, and Zero-Code-Error. Ideal full scale output is $V_{REF}-1$ LSB, and 1 LSB is $V_{REF}\times (2^{-n})$.

DIGITAL CROSSTALK

Digital Crosstalk is the signal coupled to the output of one DAC due to a change in digital input code from other DACs. It is specified in nano-Volt-seconds and measured with V_{REF} = 0V.


Refer to PMI 1988 Data Book, Section 11 for additional digital-to-analog converter definitions.

GENERAL CIRCUIT DESCRIPTION CONVERTER SECTION

The PM-7226 contains four output amplifiers, four highly-stable, thin-film, R-2R resistor ladder networks, four input data latches, and interface control logic. Also included are thirty-two NMOS single-pole, double-throw switches. These switches select either V_{REF} or AGND and are controlled by the digital input code.

Figure 1 shows a simplified circuit for the R-2R ladder network. It is shown employed in the voltage mode configuration and connected to an amplifier. The advantages gained in operating the ladder in the voltage mode are two-fold: it allows the DAC to be operated with a single supply, and the ladder resistance/ capacitance modulation encountered in the current mode configuration are eliminated. The modulation (caused by the varying digital code) is now presented to the low-impedance reference voltage source (most voltage reference output-impedances are low enough so that its output voltage will not be affected by the varying digital code). The amplifier's input terminal now "sees" a constant resistance/capacitance, thus

FIGURE 1: Simplified circuit configuration for one DAC. (Switches are shown for all "1's" on the digital inputs.)



the output offset voltage modulation is eliminated. Also, digital glitches will not feed through the switch capacitance to the output; instead, it will be absorbed by the low output-impedance of the external reference source, thus, resulting in a "cleaner" output voltage.

Note in Figure 1 that the amplifier is configured to operate as a buffer amplifier, and so, no signal inversion takes place from input to output (V_{REF} to V_{OUT}). Also note that analog ground (AGND) is accessible and can be biased above digital ground (DGND) for some applications; more on this in the applications section on Page 11 under AGND biasing.

For proper operation, V_{REF} maximum should be limited to V_{DD} minus 4 volts. This means that in order to operate the DAC with +10V at the reference input terminal, V_{DD} must be at least +14V.

The PM-7226's reference input terminal is common to the four DACs. This puts each R-2R ladder resistance in parallel and its resistance can range from $2k\Omega$ to infinity; the value depends on the digital input code. The capacitance at this node also varies from 65pF to 300pF, and is code dependent.

The voltage output equation for each DAC is given by:


$$V_{OUT} = V_{REF} \times D/256$$

where D is the digital input code integer number that is between 0 and 255.

BUFFER AMPLIFIER SECTION

Each R-2R resistor ladder network has a typical resistance of $10k\Omega;$ a $100k\Omega$ load would cause the gain error to rise to 23 LSB. Therefore, in order to drive a $2k\Omega$ load, the R-2R ladder was buffered with a stable CMOS amplifier configured to operate in the unity gain mode. The amplifier can drive 10 volts across a $2k\Omega$ load delivering 5mA, and can easily drive a 3300pF capacitive load. The PM-7226's output can also withstand an indefinite short-circuit to AGND (typical short-circuit current to AGND is 50 mA). The output may also be shorted to any voltage between V_{DD} and $V_{SS};$ however, care must be taken to not exceed the device maximum power dissipation.


FIGURE 2: Amplifier Output Stage



DIGITAL-TO-ANALOG CONVERTERS

A simplified circuit of the output amplifier is shown in Figure 2. Note how the current-source is connected between the parasitic NPN output transistor's emitter and V_{SS} . Figure 3 shows a typical plot of the DAC's current sink capability versus output voltage; note that it is for a dual and single supply operation. Let's take a closer look at what happens to its behavior by referring to Figure 3.

FIGURE 3: DAC Output Current Sink



With a dual supply, the current-source is still in its high impedance (saturation) state when the output is at 0 volts. This is possible because 5 volts (V_{SS}) is across the current-source and is sinking 450 μ amps. When V_{SS} = 0 volts, however, the current sink capability is reduced as the output voltage approaches 0 volts; the current-source is coming out of its saturation region and starts appearing resistive.

The amplifier's current-limiting and buffering abilities are achieved by using an NMOS transistor and a series resistor. The transistor is configured as a source follower and is driving the resistor and NPN output transistor. This is also shown in Figure 2.

The amplifier's internal gain stages were designed so that they maintain good gain over its common mode range; the objective was to maintain good offset performance over the specified voltage range. The amplifiers offset voltage is laser-trimmed during the manufacturing process; this eliminates offset trimming by the user in most applications. The effect of amplifier offset is included in the data sheet under "total Jnadjusted error" specification.

DIGITAL SECTION

The digital inputs are CMOS inverters. They were designed such that TTL and CMOS (5V) input levels are converted into internal CMOS logic levels; they are used to drive the internal circuitry. A simple 5V regulator is used to ensure the high speed timing.

The PM-7226's digital inputs are TTL and CMOS (5V) compatible between the V_{DD} range of +11.4 V to +16.5 V. The inputs are protected from electrostatic-discharge and build-up with two internal distributed-diodes; they are connected from V_{DD} and DGND to each CMOS input gate. Each input has a typical input current of less than 1nA. A simplified input protection scheme is shown in Figure 4.

FIGURE 4: One Digital Input Structure





Figure 4 also shows an equivalent logic circuit for one digital input structure. This logic circuit drives the ladder switches shown in Figure 5, they also drive the control logic circuitry. The digital controls $\bar{\theta}$ and θ shown are internally generated from the external WR, A1, and A0 signals. The logic combination of A0 and A1 decide which DAC is selected.

FIGURE 5: Simplified N-Channel Voltage Steering Switches



11

INTERFACE CONTROL LOGIC SECTION

Figure 6 shows the PM-7226's input control logic, and Table 1 the DAC control table. The address lines A0 and A1 determines which DAC will accept the input data. The $\overline{\text{WR}}$ input determines whether the selected DAC is transparent (output follows the input), latched, or no operation.

FIGURE 6: Input Control Logic





TABLE 1: DAC Control Table

LO	GIC CONTE	ROL	PM-7226
WR	A1	A0	OPERATION
Н	Х	Х	No Operation Device Not Selected
L	L	L	DAC A Transparent
_	L	L	DAC A Latched
L	L	Н	DAC B Transparent
_	L	Н	DAC B Latched
L	Н	L	DAC C Transparent
<u></u>	Н	L	DAC C Latched
L	Н	Н	DAC D Transparent
F	Н	Н	DAC D Latched

L = Low State, H = High State, X = Don't Care

Figure 7 shows the PM-7226's write timing diagram. It shows that the selected DAC is transparent when the \overline{WR} signal is low. Some bus systems do not always have data valid for the entire period during which the \overline{WR} signal is low. This allows invalid data to briefly appear at the DAC's digital inputs and cause unwanted glitches at the output. Retiming the write pulse (\overline{WR}) so that it only occurs when data is valid will eliminate this problem.

FIGURE 7: Write Cycle Timing Diagram



APPLICATIONS INFORMATION

POWER SUPPLY

The PM-7226 data sheet is specified with a dual and single power supply conditions. The dual supply specifications are specified with a positive supply (V_{DD}) range of +11.4V to +16.5V, and a negative supply (V_{SS}) of -5V. The specified reference voltage (V_{REF}) under these conditions range from +2V to $V_{DD}-4V$. For those applications requiring +10 volts at the output $(V_{REF}=+10V)$, V_{DD} must be +14V minimum to meet data sheet limits.

The specified V_{REF} for the single supply specifications is ± 10 V. The V_{REF} voltage range for both dual and single power supply applications must be observed if the PM-7226's multiplying capabilities are to be preserved.

Although the PM-7226 can operate with either a single or dual power supply, improved zero-code error can be obtained by using dual supplies.

DYNAMIC PERFORMANCE

The PM-7226's settling time is limited by the internal amplifier's slew-rate as shown in Figure 8. Depicted is the dynamic response for a positive full-scale output voltage swing. Figure 9 shows the expanded view with no evidence of signal overshoot or ringing; note that the typical settling time is $1.85\mu s$. An expanded view of the negative full-scale output voltage swing is shown in Figure 10. It also shows overshoot or ringing at a minimum, and the typical settling time is $1.9\mu s$.

A special test fixture was used for the photographs of Figures 9 and 10. The 10V swing would have overloaded the oscilloscope's input resulting in erroneous indications.

FIGURE 9: Positive Swing Settling Time $(1.85 \mu s)$





FIGURE 10: Negative Swing Settling Time $(1.9\mu s)$



AGND BIASING

Some applications may require the DAC's output voltage level to be offset above ground. This is easily accomplished with the PM-7226; the desired DC offset voltage can be applied to the AGND pin. Raising AGND above DGND affects all four DACs

FIGURE 11: AGND Biasing Scheme





FIGURE 12: Relative Accuracy vs V_{REF} (AGND = 0V, +2V, +5V)



0V, \pm 2V, and \pm 5V. The graph shows both a dual and single supply operation with V_{DD} at \pm 15V. It is important to remember that other parameters degrade more pronouncely than relative accuracy. Note, V_{DD} and V_{SS} must be referenced to DGND.

The DAC's output voltage expression under this condition is:

$$V_{OUT} = AGND bias + V_{IN} \times D/256$$

where AGND bias is the voltage level above DGND and D is the digital input code integer number that is between 0 and 255.


MULTIPLYING OPERATION

Good multiplying capabilities are realized with the PM-7226 if the reference signal level is kept within +2V and $V_{DD}-4V$. The maximum input signal level is +12.5V for a V_{DD} supply voltage of +16.5V; however, it is recommendated.

11



FIGURE 13: AC Signal Input Scheme



shown in Figure 13. A buffer amplifier should be used to ensure that the DAC's V_{REF} impedance (remember, the R-2R ladder input resistance varies from $2k\Omega$ to infinity) does not load the resistor divider.


The V_{REF} small-signal frequency response (-3dB bandwidth) for the PM-7226 is typically 1.5 MHz. Its small-signal harmonic distortion is less than -57dB at 1kHz and -55dB at 100kHz.

+5V SINGLE SUPPLY OPERATION

Although a +5V performance specification table is not listed, the PM-7226 can operate well with only a single +5V supply (see Figure 14). All performance parameters are degraded; however, DNL remains within the specified ± 1 LSB ensuring monotonic operation.

Using the PM-7226 with a single +5V supply will limit the reference input voltage level to a maximum of +1V. The $V_{DD}-4V$ limitation must still be observed.

FIGURE 14: Relative Accuracy with Single +5V Operation



GENERAL GROUND MANAGEMENT

Ground management implies the placement of a system's analog and digital ground currents. Analog and digital ground returns are a source of system errors and must be addressed. Remember, the analog signal is only as good as the integrity of its analog ground.

Different ground management techniques are used depending on the size and type of overall system. Proper grounding techniques require tying the analog and digital grounds together at the DAC's socket, and each ground return line be brought out separately to their respective power supply grounds. Tying the grounds together at the device socket and at the power supplies, or at more than one location, can create ground loops. This causes noisy digital ground currents to flow through the analog ground paths destroying the analog's ground integrity. Voltage differences of millivolts (and hundreds of millivolts in some systems) can be found in these ground paths.

Other sources of system errors can be introduced by the product of ground noise currents and ground bus impedances. Using large conductors or ground planes between the converter and power supplies will minimize the ground impedances and thus, reduce system errors.

If system requirements dictate the use of common return lines to the power supplies for both the analog and digital grounds, the converter should then be placed as close to the power supplies as possible.

POWER SUPPLY DECOUPLING

Power supply decoupling capacitors are important to suppress oscillations and noise transients from entering the system. Noise transients are generated from digital switching or switching power supplies; and oscillations on the power supply lines are caused by lead inductances combined with stray capacitance. These transients and oscillations can also cause system errors.

Bypassing the PM-7226 at the socket with only high frequency decoupling capacitors may not remove these oscillations. An LC tank circuit can be formed by the stray power lead inductance and capacitance. These reactive components can allow oscillations to occur during a digital current step. It is necessary, then, to remove or lower the tank's resonant frequency. The easiest method is to parallel the high frequency decoupling capacitor with a low frequency capacitor.

The high frequency decoupling capacitors should be ceramic and in the range of $0.01\mu F$; the low frequency decoupling capacitors should be tantalum and between 1 to $10\mu F$ as close as possible to the device socket.

BASIC APPLICATIONS

UNIPOLAR OPERATION

Figure 15 shows the PM-7226 configured in the unipolar mode of operation; the analog output voltage is of a single positive polarity only. Table 2 shows the code for this mode of operation. The table shows that there is no signal inversion between $+\mbox{\ensuremath{V_{REF}}}$ and $\mbox{\ensuremath{V_{OUT}}}.$ Note that the analog output voltage is equal to

 V_{REF} multiplied by the digital input code (hence, multiplying DAC).

The expression for 1 LSB and V_{OUT} is:

1 LSB =
$$V_{REF} \times 2^{-8}$$
, or $V_{REF} \times 1/256$

and

$$V_{OUT} = V_{REF} \times D/256$$
,

where D is the digital input integer between 0 and 255.

FIGURE 15: Unipolar Operation




TABLE 2: Unipolar Code Table (Refer to Figure 15)

MS		AC	DAT	ΓΑ Ι	NPL	JΤ	ANALOG OUTPUT (DAC A, B, C, or D)	
1	1	1	,1	1	1	1	1	$+V_{REF}\left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$+V_{REF}\left(\frac{128}{256}\right) = \frac{+V_{REF}}{2}$
0	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	OV

BIPOLAR OPERATION

Figure 16 illustrates the PM-7226 in the bipolar mode of operation. This mode allows the output voltage to swing plus or minus and is determined by the digital input code; this can be seen in Table 3. This configuration requires an external amplifier and two resistors for each channel requiring bipolar operation.

The output voltage expression is given by:

$$\label{eq:VOUT} V_{OUT} = \left((1+R2/R1) \times D/256 \times V_{REF} \right) - \left(R2/R1 \times V_{REF} \right)$$
 where D is the digital input code integer between 0 and 255. If R1 = R2, then V_{OUT} becomes:

$$V_{OUT} = (2 \times D/256 - 1) \times V_{REF}$$

To keep gain and offset errors at a minimum, R1 and R2 should be matched to $\pm 0.1\%$ and track over the operating temperature range of interest.

TABLE 3: Bipolar (Offset Binary) Code Table (Refer to Figure 16)

•••		AC	DA	ΓΑΙ	NPL	-	ANALOG OUTPUT	
MS	B						LSB	(DAC A, B, C, or D)
1	1	1	1	1	1	1	1	$+V_{REF}\left(\frac{127}{128}\right)$
1	0	0	0	0	0	0	1	$+V_{REF}\left(\frac{1}{128}\right)$
1	0	0	0	0	0	0	0	OV
0	1	1	1	1	1	1	1	$-V_{REF}\left(\frac{1}{128}\right)$
0	0	0	0	0	0	0	1	$-V_{REF}\left(\frac{127}{128}\right)$
0	0	0	0	0	0	0	0	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

FIGURE 16: Bipolar Operation





FIGURE 17: High Compliance, Digitally-Controlled, Current Source



HIGH-COMPLIANCE BIPOLAR PRECISION CURRENT-SOURCE

Figure 17 shows the PM-7226 controlling a high-compliance, bipolar precision current-source using PMI's AMP-05 instrumentation amplifier. The AMP-05's reference and sense pins become differential inputs, and the "old" inputs now monitor the voltage across a precision current-sense resistor, R_{CS} in Figure 17. Voltage gain is set at unity, so the transfer function is simply: $I_{OUT} = (V_{OUTA} - V_{OUTB})/R_{CS}$. Using a 100Ω resistor for R_{CS} limits the output current to $\pm 10 \text{mA}$ with a $\pm 1 \text{V}$ input.

Potentiometer R1 trims the output current to zero with the two inputs at 0V. Fine gain adjustment may be accomplished by trimming R2 or R3.

PROGRAMMABLE OP AMP OFFSET ADJUST

The PM-7226 can be used for op amp offset trimming adjustments under microprocessor control. Offsets caused by temperature drifts can be trimmed by the microprocessor during a periodic calibration cycle.

The PM-7226 uses the input offset voltage nulling pins normally provided on most amplifiers as shown in Figure 18. A fixed bias current is provided to pin 5 of the op amps offset null pin with R2, and R1 (connected to the DAC's voltage output pin) provides the variable current to pin 1.

FIGURE 18: OP AMP Offset Adjust (See Text)







FIGURE 19: Alternate Offset Adjust (See Text)



In order to have a plus or minus (\pm) offset adjust control, the current through R1 must equal the current through R2 when the PM-7226 is at half scale, binary code = 10000000.

The resistor values (R1, R2) should be chosen to give the required offset adjustment range desired. Lower values provide a larger range; however, resolution will be sacrificed. Reversing connections at pins 1 and 5 (of the op amp) will reverse the offset adjustment direction.

Some op amps are not provided with offset adjustment pins, in these cases, the circuit configuration of Figure 19 can be used. Again, the current through resistor R4 must equal the current through R3 with the PM-7226 at half scale, digital code =


10000000. With the circuit components shown, the maximum adjustment range is $\pm 5 mV$. Incremental adjustment resolution is $39 \mu V$ per bit.

STAIRCASE WINDOW COMPARATOR

Many applications need to determine whether voltage levels are within predetermined limits. Some requirements are for non-overlapping windows and others for overlapping windows. Both circuit configurations are shown in Figures 20 and 21, respectively.

The non-overlapping circuit uses one PM-7226 and ten comparators; this allows for five voltage windows. These windows

FIGURE 20: Non-Overlapping Window Comparator



range between V_{REF} and analog ground. Figure 20 shows that the first window is between V_{REF} and V_{OUTA} . V_{OUTA} is also the upper limit of window 2, the lower limit being V_{OUTB} , etc. These limits (window size) can be microprocessor controlled. The relationship $V_{REF} > V_{TEST} > AGND$ apply.

More versatility can be obtained by connecting the output of DAC D (V_{OUTD}) to V_{REF} ; this allows V_{REF} (which is common to all four DACs) to be under microprocessor control (see "Programmable DAC Reference Voltage" below). This, however, reduces the windows to four. Overlapping windows (Figure 21) will reduce the windows to three.

PROGRAMMABLE DAC REFERENCE-VOLTAGE

With the PM-7226's flexibility, one of the internal DACs can be used to control $V_{\rm REF}$ for all of the DACs, and under microprocessor control.

The circuit configuration is shown in Figure 22. The relationship of V_{REF} to V_{IN} is dependent upon the digital code and the ratio of R1 and R2, and is given by:

$$V_{REF} = [(1 + R)/(R \times D/256 + 1)] \times V_{IN}$$

where R = R2/R1 (Figure 22)

D = digital input code

Table 4 shows V_{REF} for various ratios of R1 and R2.



FIGURE 21: Overlapping Window Comparator




FIGURE 22: Programmable DAC Reference




TABLE 4: V_{REF} versus R1, R2 (see Figure 22)

R1, R2	DIGITAL INPUT CODE	V _{REF}
R1 = R2	00000000 (0/256)	2 V _{IN}
R1 = R2	10000000 (128/256)	1.3V _{IN}
R1 = R2	11111111 (255/256)	V _{IN}
R2 = 3R1	00000000 (0/256)	4V _{IN}
R2 = 3R1	10000000 (128/256)	1.6V _{IN}
R2 = 3R1	1111111 (255/256)	V _{IN}

This application works best with dual supplies. This is due to the DAC's output-current sink capability as V_{OUT} approaches 0V.

3-PHASE SINEWAVE GENERATION

The PM-7226 is well suited for 3-phase sinewave generation and with amplitude control. These sinewaves can be used to control a shaft's rotational angle in small 3-phase synchro motors; some applications are antennas, robotics, and process controls. Other waveforms (such as triangular) may also be generated. The concept revolves around a PROM, counter, and a clock (or a microprocessor).

FIGURE 23: 3-Phase Sinewave Generator Circuit (Using Counter)





FIGURE 24: 3-Phase Sinewave Generator (Under Microprocessor Control)



The sinewave codes are stored in a PROM in sets of three. Each set is 120° apart and has a 1.4° resolution (360°/256). These codes will use 768 memory address spaces (256 \times 3).

Figure 23 shows the circuit using a counter, flip-flop, and a PROM; note that a clock is used to control the circuit. The counter counts through the PROM's addresses until the counter

has stepped through the PROM's full look-up table, this completes a full cycle. The counter then resets and begins the cycle again when the last address data has been loaded into the PM-7226.

Sinewave generation can also be under microprocessor control, see Figure 24. The processor's software runs 3 phases to three DACs. Each phase is drawn from the PROM's look-up table.

10/87, Rev. B1

Any combination of wave shapes may be simultaneously generated. It only requires the functions to be programmed into the PROM on an interlace basis.

The output amplitudes can also be microprocessor controlled; see previous section on "PROGRAMMABLE DAC REFERENCE VOLTAGE".

MICROPROCESSOR INTERFACING

Interfacing the PM-7226 to a microprocessor is simplified by virtue of its loading structure simplicity. Data is loaded into the DAC by use of only three control lines, the write strobe (WR) and two DAC selection control signals (A0, A1).

Figures 25 through 29 show various popular microprocessor interface configurations.

FIGURE 25: PM-7226 to 8085A INTERFACE (Simplified circuit, only lines of interests are shown.)




FIGURE 26: PM-7226 to Z-80 INTERFACE (Simplified circuit, only lines of interests are shown.)




FIGURE 27: PM-7226 to 6809 INTERFACE (Simplified circuit, only lines of interest are shown.)




FIGURE 28: PM-7226 to 6502 INTERFACE (Simplified circuit, only lines of interest are shown.)




FIGURE 29: PM-7226 to 68000 INTERFACE (Simplified circuit, only lines of interest are shown.)

