

General Description

The MAX547 contains eight 13-bit, voltage-output digital-to-analog converters (DACs). On-chip precision output amplifiers provide the voltage outputs. The MAX547 operates from a ± 5 V supply. Bipolar output voltages with up to ± 4.5 V voltage swing can be achieved with no external components. The MAX547 has four separate reference inputs; each is connected to two DACs, providing different full-scale output voltages for every DAC pair.

The MAX547 features double-buffered interface logic with a 13-bit parallel data bus. Each DAC has an input latch and a DAC latch. Data in the DAC latch sets the output voltage. The eight input latches are addressed with three address lines. Data is loaded to the input latch with a single write instruction. An asynchronous load (LD_) input transfers data from the input latch to the DAC latch. The four LD_ inputs each control two DACs, and all DAC latches can be updated simultaneously by asserting all LD_ pins. An asynchronous clear (CLR) input resets the output of all eight DACs to AGND_. Asserting CLR resets both the DAC and the input latch to bipolar zero (1000hex). On power-up, reset circuitry performs the same function as CLR. All logic inputs are TTL/CMOS compatible.

The MAX547 is available in 44-pin plastic quad flat pack and 44-pin PLCC packages.

Applications

Automatic Test Equipment
Minimum Component-Count Analog Systems
Digital Offset/Gain Adjustment
Arbitrary Function Generators
Industrial Process Controls
Avionics Equipment

Features

- **♦** Full 13-Bit Performance without Adjustments
- ♦ 8 DACs in One Package
- **♦** Buffered Voltage Outputs
- **♦ Calibrated Linearity**
- Guaranteed Monotonic to 13 Bits
- **♦** ±5V Supply Operation
- ♦ Unipolar or Bipolar Outputs Swing to ±4.5V
- ♦ Fast Output Settling (5µs to ±½LSB)
- **♦** Double-Buffered Digital Inputs
- Asynchronous Load Inputs Load Pairs of DAC Latches
- ♦ Asynchronous CLR Input Resets DACs to Analog Ground
- ♦ Power-On Reset Circuit Resets DACs to Analog Ground
- Microprocessor and TTL/CMOS Compatible


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSBs)
MAX547ACQH	0°C to +70°C	44 PLCC	±2
MAX547BCQH	0°C to +70°C	44 PLCC	±4
MAX547ACMH	0°C to +70°C	44 Plastic FP	±2
MAX547BCMH	0°C to +70°C	44 Plastic FP	±4
MAX547BC/D	0°C to +70°C	Dice*	±4

Ordering Information continued at end of data sheet.

*Contact factory for dice specifications.

Pin Configurations



MIXIM

Maxim Integrated Products

1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6V	Continuous Power Dissipation ($T_A = +70^{\circ}C$)
V_{SS} to GND6V to +0.3V	PLCC (derate 13.33mW/°C above +70°C)1067mW
Digital Input Voltage to GND0.3V to (V _{DD} + 0.3V)	Plastic FP (derate 11.11mW/°C above +70°C)889mW
REF(AGND 0.3V) to (V _{DD} + 0.3V)	Operating Temperature Ranges
AGND(V_{SS} - 0.3V) to (V_{DD} + 0.3V)	MAX547_C_H0°C to +70°C
VOUTV _{DD} to V _{SS}	MAX547_E_H40°C to +85°C
Maximum Current into REF_ Pin±10mA	Storage Temperature Range65°C to +150°C
Maximum Current into Any Other Signal Pin±50mA	Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}$ = +5V, V_{SS} = -5V, REF_ = 4.096V, AGND_ = GND = 0V, R_L = 10k Ω , C_L = 50pF, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER SYM		CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG SECT	ΓΙΟΝ	•			
Resolution	N		13			Bits
Relative Accuracy	INL	MAX547A		±0.5	±2 LSB	
Relative Accuracy	IINL	MAX547B		±0.5	±4	LSD
Differential Nonlinearity	DNL	Guaranteed monotonic			±1	LSB
Bipolar Zero-Code Error				±5	±20	LSB
Gain Error				±1	±8	LSB
Power-Supply Rejection Ratio	PSRR	ΔGain/ΔV _{DD} (Note 1)			±0.0025	%/%
	PSKK	ΔGain/ΔV _{SS} (Note 1)			±0.0025	70170
Load Regulation		$R_L = \infty$ to $10k\Omega$		0.3		LSB
REFERENCE INPUT (Note 2)	•					
Reference Input Range	REF	(Notes 2, 3)	AGND_		V_{DD}	V
Reference Input Resistance	RREF	Each REF_ pin (Note 3)	5			kΩ
ANALOG OUTPUT			·			
Maximum Output Voltage				V _{DD} - 0.5		V
Minimum Output Voltage				V _{SS} + 0.5)	V
DYNAMIC PERFORMANCE—A	NALOG SE	CTION	·			
Voltage-Output Slew Rate				3		V/µs
Output Settling Time		To $\pm \frac{1}{2}$ LSB of full scale (Note 4)		5		μs
Digital Feedthrough				5		nV-s
Digital Crosstalk				5		nV-s
DIGITAL INPUTS ($V_{DD} = 5V \pm 5$	%)					
Input Voltage High	VIH		2.4			V
Input Voltage Low	VIL				0.8	V
Input Current	ΙΙΝ	V _{IN} = 0V or V _{DD}			1.0	μΑ
Input Capacitance	CIN	(Note 5)			10	pF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=+5V,\,V_{SS}=-5V,\,REF_=4.096V,\,AGND_=GND=0V,\,R_L=10k\Omega,\,C_L=50pF,\,T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted Typical values are at $T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
Positive Supply Range	V _{DD}	(Note 6)	4.75		5.25	V
Negative Supply Range	V _{SS}	(Note 6)	-5.25		-4.75	V
Positive Supply Current	I _{DD}	TA = TMIN to TMAX		14	44	mA
Negative Supply Current	I _{SS}	TA = TMIN to TMAX		11	40	mA

Note 1: PSRR is tested by changing the respective supply voltage by $\pm 5\%$.

Note 2: For best performance, \overrightarrow{REF} should be greater than \overrightarrow{AGND} + 2V and less than \overrightarrow{V}_{DD} - 0.6V. The device operates with reference inputs outside this range, but performance may degrade. For further information on the reference, see the Reference and Analog-Ground Inputs section in the Detailed Description.

Note 3: Reference input resistance is code dependent. See Reference and Analog-Ground Inputs section in the Detailed Description.

Note 4: Typical settling time with 1000pF capacitive load is 10µs.

Note 5: Guaranteed by design. Not production tested.

Note 6: Guaranteed by supply-rejection test.

TIMING CHARACTERISTICS


 $(V_{DD} = +5V, V_{SS} = -5V, REF_{-} = 4.096V, AGND_{-} = GND = 0V, T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CS Pulse Width Low	t ₁		50			ns
WR Pulse Width Low	t ₂		50			ns
LD_ Pulse Width Low	t ₃		50			ns
CLR Pulse Width Low	t ₄		100			ns
CS Low to WR Low	t ₅		0			ns
CS High to WR High	t ₆		0			ns
Data Valid to WR Setup	t ₇		50			ns
Data Valid to WR Hold	t ₈		0			ns
Address Valid to WR Setup	t9		10			ns
Address Valid to WR Hold	t ₁₀		0			ns



Typical Operating Characteristics


 $(V_{DD} = 5V, V_{SS} = -5V, REF_ = 4.096V, AGND_ = GND = 0V, T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(V_{DD} = 5V, V_{SS} = -5V, REF_ = 4.096V, AGND_ = GND = 0V, T_A = +25$ °C, unless otherwise noted.)

POWER-SUPPLY REJECTION RATIO vs. Frequency




POSITIVE SETTLING TIME TO FULL-SCALE STEP




REF_ = 4.096V, $C_L = 100pF$, $R_L = 5k\Omega$

DYNAMIC RESPONSE (ALL BITS OFF, ON, OFF)




REF_ = 4.096V, $C_L = 100$ pF, $R_L = 5$ k Ω

FULL-SCALE ERROR vs. Load resistance




NEGATIVE SETTLING TIME TO FULL-SCALE STEP (ALL BITS ON TO ALL BITS OFF)



REF_ = 4.096V, $C_L = 100pF$, $R_L = 5k\Omega$

DIGITAL FEEDTHROUGH (GLITCH IMPULSE)




TOP: DIGITAL TRANSITION ON ALL DATA BITS BOTTOM: DAC OUTPUT WITH WR HIGH 10mV/div

Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, V_{SS} = -5V, REF_ = 4.096V, AGND_ = GND = 0V, T_A = +25$ °C, unless otherwise noted.)

ADJACENT-CHANNEL CROSSTALK



REF_ = 4.096V, C_L = 50pF, R_L = 10k Ω A: DIGITAL INPUTS, DAC A, DATA BITS from ALL Os to OAAAhex B: OUTPUT, DAC B

ADJACENT-CHANNEL CROSSTALK



Ref_ = 4.096V, C_L = 50pF, R_L = $10k\Omega$ A: Digital inputs, dac a, data bits from Oaaahex to all os B: Output, dac B

Pin Description

Р	IN				
PLCC	FLAT PACK	NAME	FUNCTION		
1	39	CLR	Clear Input (active low). Driving this asynchronous input low sets the content of all latches to 1000hex. All DAC outputs are reset to AGND		
2	40	AGNDCD	Analog Ground for DAC C and DAC D		
3	41	REFCD	Reference Voltage Input for DAC C and DAC D. Bypass to AGNDCD with a 0.1µF to 1µF capacitor.		
4, 42	42, 36	V _{SS}	Negative Power Supply, -5V (2 pins). Connect both pins to the supply voltage. Bypass each pin to the system analog ground with a 0.1 μ F to 1 μ F capacitor.		
5	43	VOUTD	DAC D Output Voltage		
6	44	VOUTC	DAC C Output Voltage		
7	1	VOUTB	DAC B Output Voltage		
8	2	VOUTA	DAC A Output Voltage		
9, 37	3, 31	V _{DD}	Positive Power Supply, 5V (2 pins). Connect both pins to the supply voltage. Bypass each pin to the system analog ground with a $0.1\mu F$ to $1\mu F$ capacitor.		
10	4	REFAB	Reference Voltage Input for DAC A and DAC B. Bypass to AGNDAB with a 0.1μF to 1μF capacitor.		
11	5	AGNDAB	Analog Ground for DAC A and DAC B		
12	6	LDAB	Load Input (active low). Driving this asynchronous input low transfers the contents of input latches A and B to the respective DAC latches.		
13	7	<u> </u>	Load Input (active low). Driving this asynchronous input low transfers the contents of input latches C and D to the respective DAC latches.		
14	8	CS	Chip Select (active low)		
15	9	WR	Write Input (active low). \overline{WR} , along with \overline{CS} , loads data into the DAC input latch selected by A0–A2.		

Pin Description (continued)

P	IN					
PLCC	FLAT PACK	NAME	FUNCTION			
16	10	A2	Address Bit 2			
17	11	A1	Address Bit 1			
18	12	A0	Address Bit 0			
19–31	13–25	D12-D0	Data Bits 12-0			
32	26	LDEF	Load Input (active low). Driving this asynchronous input low transfers the contents of input latches E and F to the respective DAC latches.			
33	27	LDGH	Load Input (active low). Driving this asynchronous input low transfers the contents of input latches G and H to the respective DAC latches.			
34	28	GND	Digital Ground			
35	29	AGNDGH	Analog Ground for DAC G and DAC H			
36	30	REFGH	Reference Voltage Input for DAC G and DAC H. Bypass to AGNDGH with a 0.1µF to 1µF capacitor.			
38	32	VOUTH	DAC H Output Voltage			
39	33	VOUTG	DAC G Output Voltage			
40	34	VOUTF	DAC F Output Voltage			
41	35	VOUTE	DAC E Output Voltage			
43	37	REFEF	Reference Voltage Input for DAC E and DAC F. Bypass to AGNDEF with a 0.1µF to 1µF capaci-			
44	38	AGNDEF	Analog Ground for DAC E and DAC F			

Detailed Description Analog Section

The MAX547 contains eight 13-bit, voltage-output DACs. These DACs are "inverted" R-2R ladder networks that convert 13-bit digital inputs into equivalent analog output voltages, in proportion to the applied reference voltages. The MAX547 has one reference input (REF_) and one analog-ground input (AGND_) for each pair of DACs. The four REF_ inputs allow different full-scale output voltages for each DAC pair, and the four AGND_ inputs allow different offset voltages for each DAC pair.

The DAC ladder outputs are buffered with op amps that operate with a gain of two. The inverting node of the amplifier is connected to the respective reference input, resulting in bipolar output voltages from -REF_ to 4095/4096 REF_. Figure 1 shows the simplified DAC circuit.




Figure 1. DAC Simplified Circuit Diagram

Reference and Analog-Ground Inputs

The REF_ inputs can range between AGND_ and V_{DD} . However, the DAC outputs will operate to V_{DD} - 0.6V and V_{SS} + 0.6V, due to the output amplifiers' voltageswing limitations. The AGND_ inputs can be offset by any voltage within the supply rails. The offset-voltage potential must be lower than the reference-voltage potential. For more information, refer to the *Digital Code* and *Analog Output Voltage* section in the *Applications Information*.

The input impedance of the REF_ inputs is code dependent. It is at its lowest value ($5k\Omega$ min) when the input code of the referring DAC pair is 0 1010 1010 1010 (0AAAhex). Its maximum value, typically $50k\Omega$, occurs when the code is 0000hex. When all reference inputs are driven from the same source, the minimum load impedance is $1.25k\Omega$. Since the input impedance at REF_ is code dependent, load regulation of the reference used is important. For more information, see *Reference Selection* in the *Applications Information* section.

The input capacitance at REF_ is also code dependent, and typically varies from 125pF to 300pF. Its minimum value occurs when the code of the referring DAC pair is set to all 0s. It is at its maximum value with all 1s on both DACs.

Output Buffer Amplifiers

The MAX547's voltage outputs are internally buffered by precision gain-of-two amplifiers with a typical slew rate of 3V/µs. With a full-scale transition at its output, the typical settling time to $\pm 1/_2 LSB$ is 5µs when loaded with $10 k\Omega$ in parallel with 50pF, or 6µs when loaded with $10 k\Omega$ in parallel with 100pF.

Digital Inputs and Interface Logic

All digital inputs are compatible with both TTL and CMOS logic. The MAX547 interfaces with microprocessors using a data bus at least 13 bits wide. The interface is double buffered, allowing simultaneous update of all DACs. There are two latches for each DAC (see Functional Diagram): an input latch that receives data from the data bus, and a DAC latch that receives data from the input latch. Address lines A0, A1, and A2 select which DAC's input latch receives data from the data bus, as shown in Table 1. Transfer data from the input latches to the DAC latches by asserting the asynchronous $\overline{\text{LD}}_{-}$ signal. Each DAC's analog output reflects the data held in its DAC latch. All control inputs are level triggered.

Data can be latched or transferred directly to the DAC. CS and WR control the input latch and LD_ transfers information from the input latch to the DAC latch. The input latch is transparent when CS and WR are low, and

Table 1. MAX547 DAC Addressing

A2	A1	A0	FUNCTION
0	0	0	DAC A input latch
0	0	1	DAC B input latch
0	1	0	DAC C input latch
0	1	1	DAC D input latch
1	0	0	DAC E input latch
1	0	1	DAC F input latch
1	1	0	DAC G input latch
1	1	1	DAC H input latch




Figure 2. Input Control Logic

the DAC latch is transparent when \overline{LD} is low. The address lines (A0, A1, A2) must be valid throughout the time \overline{CS} and \overline{WR} are low (Figure 3). Otherwise, the data can be inadvertently written to the wrong \overline{DAC} . Data is latched within the input latch when either \overline{CS} or \overline{WR} is high. Taking \overline{LD} high latches data into the DAC latches.

If \overline{LD} is brought low when \overline{WR} and \overline{CS} are low, it must be held low for t_3 or longer after \overline{WR} and \overline{CS} are high (Figure 3).

Pulling the asynchronous \overline{CLR} input low sets all DAC outputs to a nominal OV, regardless of the state of \overline{CS} , WR, and \overline{LD} . Taking \overline{CLR} high latches 1000hex into all input latches and DAC latches.

Table 2. Interface Truth Table

CLR	LD_	WR	CS	FUNCTION
1	0	0	0	Both latches transparent
1	1	1	Х	Both latches latched
1	1	Χ	1	Both latches latched
1	Χ	0	0	Input latch transparent
1	Х	1	Х	Input latch latched
1	Х	Х	1	Input latch latched
1	0	Χ	Х	DAC latch transparent
0	Х	X	Х	All input and DAC latches at 1000hex, outputs at AGND_




Figure 3. Write-Cycle Timing

_Applications Information Multiplying Operation

The MAX547 can be used for multiplying applications. Its reference accepts both DC and AC signals. The voltage at each REF_ input sets the full-scale output voltage for its respective DACs. Since the reference inputs accept only positive voltages, multiplying operation is limited to two quadrants. Do not bypass the reference inputs when applying AC signals to them. Refer to the graphs in the *Typical Operating Characteristics* for dynamic performance of the DACs and output buffers.

Digital Code and Analog Output Voltage

The MAX547 uses offset binary coding. A 13-bit twoscomplement code can be converted to a 13-bit offset binary code by adding $2^{12} = 4096$.

Bipolar Output Voltage Range (AGND_ = 0V)

For symmetrical bipolar operation, tie AGND_ to the system ground. Table 3 shows the relationship between digital code and output voltage. The following paragraphs give a detailed explanation of this mode.

The DAC ladder output voltage (V_{DAC}) is multiplied by 2 and level shifted by the reference voltage, which is internally connected to the output amplifiers (Figure 1). Since the feedback resistors are the same size, the amplifier's output voltage is 2 times the voltage at its noninverting input, minus the reference voltage.

$$VOUT = 2(V_{DAC}) - REF_{-}$$

where VDAC is the voltage at the amplifier's noninverting input (DAC ladder output voltage), and REF_ is the voltage applied to the reference input of the DAC.

With AGND_ connected to the system ground, the DAC ladder output voltage is:

$$V_{DAC} = \frac{D}{2^n} (REF_-) = \frac{D}{2^{13}} (REF_-)$$

where D is the numeric value of the DAC's binary input code and n is the DAC's resolution (13 bits). Replace V_{DAC} in the equation and calculate the output voltage.

$$VOUT_{-} = 2\left(\frac{D}{2^{13}}\right)\left(REF_{-}\right) - REF_{-}$$
$$= REF_{-}\left(\frac{D}{2^{12}} - 1\right) = REF_{-}\left(\frac{D}{4096} - 1\right)$$

D ranges from 0 (2^{0}) to 8191 (2^{13} - 1).

$$1LSB = REF_{-}\left(\frac{1}{4096}\right)$$

Table 3. MAX547 Bipolar Code Table (AGND_ = 0V)

INPUT	OUTPUT
1 1111 1111 1111	$+REF_{-}\left(\frac{4095}{4096}\right)$
1 0000 0000 0001	$+REF_{-}\left(\frac{1}{4096}\right)$
1 0000 0000 0000	OV
0 1111 1111 1111	$-REF_{-}\left(\frac{1}{4096}\right)$
0 0000 0000 0001	$-REF_{-}\left(\frac{4095}{4096}\right)$
0 0000 0000 0000	-REF_




Figure 4. Offsetting AGND_

Positive Unipolar Output Voltage Range (AGND_ = REF_/2)

For positive unipolar output operation, set AGND_ to (REF_/2). For example, if you use Figure 4's circuit with, a 4.096V reference and offset AGND_ by 2.048V with matched resistors (R1 = R2) and an op amp, it results in a 0V to 4.0955V (nominal) unipolar output voltage, where 1LSB = $500\mu V$. In general, the maximum current flowing out of any AGND_ pin is given by:

$$I_{AGND_{-}} = \left(\frac{REF_{-} - AGND_{-}}{5k\Omega}\right)$$

Table 4. MAX547 Positive Unipolar Code Table (AGND_ = $\frac{REF}{2}$)

INPUT	OUTPUT
1 1111 1111 1111	$+REF_{-}\left(\frac{8191}{8192}\right)$
1 0000 0000 0000	+REF_/2
0 0000 0000 0000	OV

Customizing the Output Voltage Range

The AGND_ inputs can be offset by any voltage within the supply rails if the voltage at the referring REF_ input is higher than the voltage at the AGND_ input. Select the reference voltage and the voltage at AGND_ so the resulting output voltages do not come within ±0.6V of the supply rails. Figure 4's circuit shows one way to add positive offset to AGND_; make sure that the op amp used has sufficient current-sink capability to take up the remaining AGND_ current:

$$I_{AGND_{-}} = \left(\frac{REF_{-} - AGND_{-}}{5k\Omega}\right)$$

Another way is to digitally offset AGND_ by connecting the output of one DAC to one or more AGND_ inputs. Do not connect a DAC output to its own AGND_ input.

Table 5 summarizes the relationship between the reference and AGND_ potentials and the output voltage in the different modes of operation.

Power-Supply Sequencing

The sequence in which the supply voltages come up is not critical. However, we recommend that on power-up, V_{SS} comes up first, V_{DD} next, followed by the reference voltages. If you use other sequences, limit the current into any reference pin to 10mA. Also, make sure that V_{SS} is never more than 300mV above ground. If there is a risk that this can occur at power-up, connect a Schottky diode between V_{SS} and GND, as shown in Figure 5. We recommend that you not power up the logic input pins before establishing the supply voltages. If this is not possible and the digital lines can drive more than 10mA, you should place current-limiting resistors (e.g., 470 Ω) in series with the logic pins.

Reference Selection

If you want a $\pm 2.5 \text{V}$ full-scale output voltage swing, you can use the MAX873 reference. It operates from a single 5V supply and is specified to drive up to 10mA. Therefore, it can drive all four reference inputs simultaneously. Because the maximum load impedance can vary from $1.25 \text{k}\Omega$ to $12.5 \text{k}\Omega$ (four reference inputs in parallel), the reference load current ranges from 2mA to 0.2 mA (1.8 mA maximum load step). The MAX873's

Table 5. Reference, AGND_ and Output Relationships

PARAMETER	BIPOLAR OPERATION (AGND_ = 0V)	POSITIVE UNIPOLAR OPERATION (AGND_ = REF_/2)	CUSTOM OPERATION
Bipolar Zero Level, or Unipolar Mid-scale, (Code = 100000000000)	AGND_ (=0V)	$AGND_{-}\left(=\frac{REF_{-}}{2}\right)$	AGND_
Differential Reference Voltage (V _{DR})	REF_	REF_/2	REF AGND_
Negative Full-scale Output (Code = All 0s)	-REF_	OV	AGND V _{DR}
Positive Full-Scale Output (Code = All 1s)	$\left(\frac{4095}{4096}\right)\left(REF_{-}\right)$	$\left(\frac{8191}{8192}\right)\left(REF_{-}\right)$	$AGND_{-} + \left(\frac{4095}{4096}\right) \left(V_{DR}\right)$
LSB Weight	<u>REF_</u> 4096	(<u>REF_</u> 8192)	<u>VDR</u> 4096
VOUT_ as a Function of Digital Code (D, 0 to 8191)	$\left(\frac{D}{4096} - 1\right) \left(REF_{-}\right)$	$\left(\frac{D}{8192}\right)\left(REF_{-}\right)$	$AGND_{-} + \left(\frac{D}{4096} - 1\right) \left(V_{DR}\right)$

load regulation is specified to 20ppm/mA max over temperature, resulting in a maximum error of 36ppm (90 μ V). This corresponds to a maximum error caused by reference load regulation of only 0.147LSB [0.147LSB = 90 μ V/(5V/8192)LSB] over temperature.

If you want a $\pm 4.096V$ full-scale output swing (1LSB = 1mV), you can use the calibrated, low-drift, low-dropout MAX676. Operating from a 5V supply, it is fully specified to drive two REF_ inputs with less than $60.4\mu V$ error (0.0604LSB) over temperature, caused by the maximum load step.

Reference Buffering

Another way to obtain high accuracy is to buffer a reference with an op amp. When driving all reference inputs simultaneously, keep the closed-loop output impedance of the op amp below 0.03Ω to ensure an error of less than 0.1LSB. The op amp must also drive the capacitive load (typically 500pF to 1200pF).

Each reference input can also be buffered separately by using the circuit in Figure 6. A reference load step caused by a digital transition only affects the DAC pair where the code transition occurs. It also allows the use of references with little drive capability. Keep the closed-loop output impedance of each op amp below 0.12Ω , to ensure an error of less than 0.1LSB. Figure 6 shows the op amp's inverting input directly connected to the MAX547's reference terminal. This eliminates the




Figure 5. Optional Schottky Diode between V_{SS} and GND

influence of board lead resistance by sensing the voltage with a low-current path sense line directly at the reference input.

Adding feedback resistors to individual reference buffer amplifiers enables different reference voltages to be generated from a single reference.




Figure 6. Reference Buffering

Power-Supply Bypassing and Ground Management


For optimum performance, use a multilayer PC board with an unbroken analog ground. For normal operation, when all AGND_ pins are at the same potential, connect the four AGND_ pins directly to the ground plane or connect them together in a "star" configuration. The center of this star point is a good location to connect the digital system ground with the analog ground.

If you are using a single common reference voltage, you can connect the reference inputs together using a "star" configuration. If you are using DC reference voltages, bypass each reference input with a $0.1\mu F$ to $1\mu F$ capacitor to AGND_.


_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSBs)
MAX547AEQH	-40°C to +85°C	44 PLCC	±2
MAX547BEQH	-40°C to +85°C	44 PLCC	±4
MAX547AEMH	-40°C to +85°C	44 Plastic FP	±2
MAX547BEMH	-40°C to +85°C	44 Plastic FP	±4

Functional Diagram




_____Chip Topography



TRANSISTOR COUNT: 8987 SUBSTRATE CONNECTED TO $V_{\mbox{\scriptsize DD}}$

14 _______*NIXIN*

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1995 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.