# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## General Description

The MAX5858 dual, 10-bit, 300Msps digital-to-analog converter (DAC) provides superior dynamic performance in wideband communication systems. The MAX5858 integrates two 10-bit DAC cores, $2 x / 4 x$ programmable digital interpolation filters, and a 1.24 V reference. The MAX5858 supports single-ended and differential modes of operation. The MAX5858 dynamic performance is maintained over the entire power-supply operating range of 2.7 V to 3.3 V . The analog outputs support a compliance voltage of -1.0 V to +1.25 V .
The $4 x / 2 x$ programmable interpolation filters feature excellent passband distortion and noise performance. Interpolating filters minimize the design complexity of analog reconstruction filters while lowering data bus and clock speeds of the digital interface. To reduce the I/O pin count, the DAC can also operate in interleave data mode. This allows the MAX5858 to be updated on a single 10-bit bus.
The MAX5858 features digital control of channel gain matching to within $\pm 0.4 \mathrm{~dB}$ in 160.05 dB steps. Channel matching improves sideband suppression in analog quadrature modulation applications. The on-chip 1.24 V bandgap reference includes a control amplifier that allows external full-scale adjustments of both channels through a single resistor. The internal reference can be disabled and an external reference may be applied for high-accuracy applications.
The MAX5858 features full-scale current outputs of 2 mA to 20 mA and operates from a 2.7 V to 3.3 V single supply. The DAC supports three modes of power-control operation: normal, low-power standby, and complete power-down. In power-down mode, the operating current is reduced to $1 \mu \mathrm{~A}$.
The MAX5858 is packaged in a 48-pin TQFP with exposed paddle (EP) for enhanced thermal dissipation and is specified for the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range.

## Applications

Communications
SatCom, LMDS, MMDS, HFC, DSL, WLAN,
Point-to-Point Microwave Links
Wireless Base Stations
Direct Digital Synthesis
Instrumentation/ATE

Features

- 10-Bit Resolution, Dual DAC
- 300Msps Update Rate
- Integrated 4x/2x Interpolating Filters
- 2.7V to 3.3V Single Supply
- Full Output Swing and Dynamic Performance at 2.7V Supply
- Superior Dynamic Performance

75 dBc SFDR at fout $=20 \mathrm{MHz}$
UMTS ACLR $=63 \mathrm{~dB}$ at $\mathrm{fOUT}=30.7 \mathrm{MHz}$

- Programmable Channel-Gain Matching
- Integrated 1.24V Low-Noise Bandgap Reference
- Single-Resistor Gain Control
- Interleave Data Mode
- Differential Clock Input Modes
- EV Kit Available—MAX5858 EV Kit


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX5858ECM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFP-EP* |

${ }^{\star} E P=$ Exposed paddle.
Pin Configuration


# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## ABSOLUTE MAXIMUM RATINGS

$A V_{D D}, D_{D D}, C V_{D D}$ to $A G N D, D G N D, C G N D ~ . . . . . . . . .-0.3 V ~ t o ~+4 V$ DA9-DA0, DB9-DB0, $\overline{C W}, \overline{R E N}$ to AGND,
DGND, CGND

- 0.3 V to +4 V

IDE to AGND, DGND, CGND...................-0.3V to (DVDD +0.3 V )
CLKXN, CLKXP to CGND $\qquad$ .-0.3V to +4 V
OUTP_, OUTN_ to AGND
1.25 V to (AVDD $+0.3 \mathrm{~V})$

CLK to DGND
.-0.3 V to ( $\mathrm{DV} \mathrm{DD}+0.3 \mathrm{~V}$ )
REFR, REFO to AGND
.-0.3 V to $(\mathrm{AV}$ DD $+0.3 \mathrm{~V})$

AGND to DGND, DGND to CGND, AGND to CGND. $\qquad$ .-0.3 V to +0.3 V
Maximum Current into Any Pin (excluding power supplies). $\pm 50 \mathrm{~mA}$ Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 48-Pin TQFP-EP (derate $36.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....2.898W Operating Temperature Range ........................... $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Junction Temperature ..................................................... $150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ..................................... $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V, A G N D=D G N D=C G N D=0, f D A C=165 M s p s\right.$, no interpolation, external reference, $V_{R E F}=1.2 \mathrm{~V}$, $I_{F S}=20 \mathrm{~mA}$, output amplitude $=0 \mathrm{~dB}$ FS, differential output, $\mathrm{T}_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. $T_{A}>+25^{\circ} \mathrm{C}$ guaranteed by production test. $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE |  |  |  |  |  |  |  |
| Resolution |  |  |  | 10 |  |  | Bits |
| Integral Nonlinearity | INL | $\mathrm{R}_{\mathrm{L}}=0$ |  | -1.25 | $\pm 0.5$ | +1.25 | LSB |
| Differential Nonlinearity | DNL | Guaranteed monotonic, $\mathrm{RL}_{\mathrm{L}}=0$ |  | -0.75 | $\pm 0.25$ | +0.75 | LSB |
| Offset Error | Vos |  |  | -0.5 | $\pm 0.1$ | +0.5 | LSB |
| Gain Error (See Gain Error Parameter Definitions Section) | GE | Internal reference (Note 1) |  | -9 | $\pm 1.5$ | +10 | \% |
|  |  | External reference |  | -5 | $\pm 1.5$ | +7 |  |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |  |
| Maximum Output DAC Update Rate | $f_{\text {f }}$ |  |  | 300 |  |  | Msps |
| Glitch Impulse |  |  |  |  | 5 |  | pV-s |
| Spurious-Free Dynamic Range to Input Update Rate Nyquist | SFDR | $\mathrm{f}_{\mathrm{DAC}}=165 \mathrm{Msps}$ | $\begin{aligned} & \text { fout }=5 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C} \end{aligned}$ | 69 | 76 |  | dBc |
|  |  |  | fout $=20 \mathrm{MHz}$ |  | 75 |  |  |
|  |  |  | fout $=40 \mathrm{MHz}$ |  | 65 |  |  |
|  |  |  | fout $=60 \mathrm{MHz}$ |  | 63 |  |  |
|  |  | $\mathrm{f}_{\mathrm{DAC}}=300 \mathrm{Msps}$, $2 x$ interpolation | fout $=5 \mathrm{MHz}$ |  | 76 |  |  |
|  |  |  | fout $=40 \mathrm{MHz}$ |  | 78 |  |  |
|  |  |  | fout $=60 \mathrm{MHz}$ |  | 70 |  |  |
| Spurious-Free Dynamic Range Within a Window | SFDR | fDAC $=200 \mathrm{Msps}, 2 x$ interpolation; <br> fout $=40 \mathrm{MHz}$, span $=20 \mathrm{MHz}$ |  |  | 85 |  | dBc |
|  |  | $\begin{aligned} & \text { fDAC }=165 \mathrm{Msps}, \text { fout }=5 \mathrm{MHz}, \\ & \text { span }=4 \mathrm{MHz} \end{aligned}$ |  | 78 | 85 |  |  |
| Multitone Power Ratio, 8 Tones, 300kHz Spacing | MTPR | $\mathrm{f}_{\text {DAC }}=165 \mathrm{Msps}, \mathrm{fout}=20 \mathrm{MHz}$ |  |  | 76 |  | dBc |
| Adjacent Channel Leakage Ratio with UMTS | ACLR | $\mathrm{f}_{\text {DAC }}=122.88 \mathrm{Msps}, \mathrm{fOUT}=30.72 \mathrm{MHz}$ |  |  | 63 |  | dB |

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V, A G N D=D G N D=C G N D=0, f D A C=165 M s p s\right.$, no interpolation, external reference, $V_{R E F}=1.2 \mathrm{~V}$, $\mathrm{I}_{F S}=20 \mathrm{~mA}$, output amplitude $=0 \mathrm{~dB} F$, differential output, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}>+25^{\circ} \mathrm{C}$ guaranteed by production test. $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion to Nyquist | THD | fDAC $=165 \mathrm{Msps} ;$ fout $=5 \mathrm{MHz}$ |  | -72 |  | dB |
| Noise Spectral Density | ND | fDAC $=165 \mathrm{Msps} ;$ fout $=5 \mathrm{MHz}$ |  | -143 |  | $\mathrm{dBm} / \mathrm{Hz}$ |
| Output Channel-to-Channel Isolation |  | fout $=5 \mathrm{MHz}$ |  | 80 |  | dB |
| Gain Mismatch Between Channels |  | fout $=5 \mathrm{MHz}$ |  | $\pm 0.05$ |  | dB |
| Phase Mismatch Between Channels |  | fout $=5 \mathrm{MHz}$ |  | $\pm 0.15$ |  | Degrees |
| Wideband Output Noise |  |  |  | 50 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| ANALOG OUTPUT |  |  |  |  |  |  |
| Full-Scale Output Current Range | IFS |  | 2 |  | 20 | mA |
| Output Voltage Compliance Range |  |  | -1.00 |  | +1.25 | V |
| Output Leakage Current |  | Power-down or standby mode | -5 |  | +5 | $\mu \mathrm{A}$ |
| REFERENCE |  |  |  |  |  |  |
| Reference Output Voltage | $V_{\text {REFO }}$ | $\overline{\mathrm{REN}}=\mathrm{AGND}$ | 1.14 | 1.24 | 1.32 | V |
| Output-Voltage Temperature Drift | TCVREF |  |  | $\pm 50$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Reference Output Drive Capability |  |  |  | 50 |  | $\mu \mathrm{A}$ |
| Reference Input Voltage Range |  | $\overline{\mathrm{REN}}=A V_{D D}$ | 0.10 |  | 1.25 | V |
| Reference Supply Rejection |  |  |  | 0.2 |  | $\mathrm{mV} / \mathrm{V}$ |
| Current Gain | IFS/IREF |  |  | 32 |  | $\mathrm{mA} / \mathrm{mA}$ |
| INTERPOLATION FILTER (2x interpolation) |  |  |  |  |  |  |
| Passband Width | $\begin{gathered} \text { fout/ } \\ 0.5 f D A C \end{gathered}$ | -0.005dB |  | 0.398 |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  | -0.01dB |  | 0.402 |  |  |
|  |  | -0.1dB |  | 0.419 |  |  |
|  |  | -3dB |  | 0.478 |  |  |
| Stopband Rejection |  | $0.604 f$ DAC / 2 to 1.396 fDAC / 2 |  | 74 |  | dB |
|  |  | 0.600 fDAC $/ 2$ to 1.400 fDAC $/ 2$ |  | 62 |  |  |
|  |  | $0.594 f \mathrm{DAC} / 2$ to 1.406fDAC / 2 |  | 53 |  |  |
|  |  | 0.532 f DAC / 2 to 1.468fDAC / 2 |  | 14 |  |  |
| Group Delay |  |  |  | 18 |  | Data clock cycles |
| Impulse Response Duration |  |  |  | 22 |  | Data clock cycles |

## Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V, A G N D=D G N D=C G N D=0, f D A C=165 M s p s\right.$, no interpolation, external reference, $V_{R E F}=1.2 \mathrm{~V}$, $\mathrm{I}_{F S}=20 \mathrm{~mA}$, output amplitude $=0 \mathrm{~dB} F$, differential output, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}>+25^{\circ} \mathrm{C}$ guaranteed by production test. $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERPOLATION FILTER (4x interpolation) |  |  |  |  |  |  |
| Passband Width | fout/ $0.5 f \mathrm{DAC}$ | -0.005dB |  | 0.200 |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
|  |  | -0.01dB |  | 0.201 |  |  |
|  |  | -0.1dB |  | 0.210 |  |  |
|  |  | -3dB |  | 0.239 |  |  |
| Stopband Rejection |  | $0.302 f \mathrm{DAC} / 2$ to 1.698fDAC / 2 |  | 74 |  | dB |
|  |  | $0.300 f \mathrm{fAC} / 2$ to $1.700 \mathrm{fDAC} / 2$ |  | 63 |  |  |
|  |  | $0.297 \mathrm{fDAC} / 2$ to $1.703 \mathrm{fDAC} / 2$ |  | 53 |  |  |
|  |  | $0.266 f_{\text {DAC }} / 2$ to 1.734fDAC / 2 |  | 14 |  |  |
| Group Delay |  |  |  | 22 |  | Data clock cycles |
| Impulse Response Duration |  |  |  | 27 |  | Data clock cycles |
| LOGIC INPUTS (IDE, $\overline{\text { CW }}$, $\overline{\text { REN }}$, DA9-DA0, DB9-DB0) |  |  |  |  |  |  |
| Digital Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | 2 |  |  | V |
| Digital Input-Voltage Low | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| Digital Input-Current High | $\mathrm{IH}^{\text {H }}$ | $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Digital Input-Current Low | IIL | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Digital Input Capacitance | CIN |  |  | 3 |  | pF |
| DIGITAL OUTPUTS (CLK) |  |  |  |  |  |  |
| Digital Output-Voltage High | VOH | ISOURCE $=0.5 \mathrm{~mA}$, Figure 1 | $\begin{aligned} & 0.9 \times \\ & \text { DVDD } \end{aligned}$ |  |  | V |
| Digital Output-Voltage Low | Vol | ISINK $=0.5 \mathrm{~mA}$, Figure 1 |  |  | $\begin{aligned} & 0.1 \times \\ & D V_{D D} \end{aligned}$ | V |
| DIFFERENTIAL CLOCK INPUT (CLKXP, CLKXN) |  |  |  |  |  |  |
| Clock Input Internal Bias |  |  |  | CVDD/2 |  | V |
| Differential Clock Input Swing |  |  | 0.5 |  |  | VP-P |
| Clock Input Impedance |  | Single-ended clock drive |  | 5 |  | k $\Omega$ |
| TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Input Data Rate | fDATA | No interpolation |  |  | 165 | Msps |
|  |  | 2x interpolation |  |  | 150 |  |
|  |  | 4 x interpolation |  |  | 75 |  |
| Output Settling Time | ts | To $\pm 0.1 \%$ error band (Note 2) |  | 11 |  | ns |
| Output Rise Time |  | 10\% to 90\% (Note 2) |  | 2.5 |  | ns |
| Output Fall Time |  | 90\% to 10\% (Note 2) |  | 2.5 |  | ns |

## Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V, A G N D=D G N D=C G N D=0, f D A C=165 M s p s\right.$, no interpolation, external reference, $V_{R E F}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{FS}}=20 \mathrm{~mA}$, output amplitude $=0 \mathrm{~dB}$ FS, differential output, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}>+25^{\circ} \mathrm{C}$ guaranteed by production test. $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA-to-CLK Rise Setup Time | tDCSR | (Note 3) | 1.5 |  |  | ns |
| DATA-to-CLK Rise Hold Time | tDCHR | (Note 3) | 0.4 |  |  | ns |
| DATA-to-CLK Fall Setup Time | tDCSF | (Note 3) | 1.7 |  |  | ns |
| DATA-to-CLK Fall Hold Time | tDCHF | (Note 3) | 1.1 |  |  | ns |
| Control Word to $\overline{\mathrm{CW}}$ Fall Setup Time | tcWS |  | 2.5 |  |  | ns |
| Control Word to $\overline{\mathrm{CW}}$ Fall Hold Time | tcWH |  | 2.5 |  |  | ns |
| $\overline{\text { CW }}$ High Time |  |  | 5 |  |  | ns |
| $\overline{\text { CW }}$ Low Time |  |  | 5 |  |  | ns |
| DACEN Rise-to-Vout Stable | tstb |  |  | 0.7 |  | $\mu \mathrm{s}$ |
| PD Fall-to-Vout Stable | tPDSTB | External reference |  | 0.5 |  | ms |
| Clock Frequency at CLKXP/CLKXN Input | fDAC | Differential clock |  |  | 300 | MHz |
| CLKXP/CLKXN Differential Clock Input to CLK Output Delay | tCXD |  |  | 4.6 |  | ns |
| Minimum CLKXP/CLKXN Clock High Time | tCXH |  |  | 1.5 |  | ns |
| Minimum CLKXP/CLKXN Clock Low Time | tCXL |  |  | 1.5 |  | ns |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Power-Supply Voltage | $A V_{D D}$ |  | 2.7 |  | 3.3 | V |
| Analog Supply Current | IAVDD | (Note 4) |  | 45 | 49 | mA |
| Digital Power-Supply Voltage | DVDD |  | 2.7 |  | 3.3 | V |

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V, A G N D=D G N D=C G N D=0, f D A C=165 M s p s\right.$, no interpolation, external reference, $V_{R E F}=1.2 \mathrm{~V}$, $\mathrm{I}_{F S}=20 \mathrm{~mA}$, output amplitude $=0 \mathrm{~dB} F$, differential output, $\mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. $\mathrm{T}_{\mathrm{A}}>+25^{\circ} \mathrm{C}$ guaranteed by production test. $\mathrm{T}_{\mathrm{A}}<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Supply Current (Note 4) | IDVDD | $\mathrm{f}_{\text {DAC }}=60 \mathrm{Msps}$ | No interpolation | 34 |  | mA |
|  |  |  | 2 x interpolation | 75 |  |  |
|  |  |  | 4 x interpolation | 72 |  |  |
|  |  | $\mathrm{f}_{\mathrm{DAC}}=165 \mathrm{Msps}$ | No interpolation | 54 | 61 |  |
|  |  |  | 2 x interpolation | 146 |  |  |
|  |  |  | 4 x interpolation | 140 |  |  |
|  |  | $\mathrm{f}_{\text {DAC }}=200 \mathrm{Msps}$ | 2 x interpolation | 172 | 186 |  |
|  |  |  | 4 x interpolation | 165 | 178 |  |
| Clock Power-Supply Voltage | CVDD |  |  | 2.7 | 3.3 | V |
| Clock Supply Current (Note 4) | ICVDD | fDAC $=60 \mathrm{Msps}$ |  | 25 |  | mA |
|  |  | $\mathrm{f}_{\mathrm{DAC}}=165 \mathrm{Msps}$ |  | 69 | 80 |  |
|  |  | $\mathrm{f}_{\mathrm{DAC}}=200 \mathrm{Msps}, 2 \mathrm{x}$ interpolation or 4 x interpolation |  | 80 | 94 |  |
| Standby Current | IstandBy | (Note 5) |  | 4.4 | 4.8 | mA |
| Power-Down Current | IPD | (Note 5) |  | 1 |  | $\mu \mathrm{A}$ |
| Total Power Dissipation | Ртот | $\mathrm{f}_{\text {DAC }}=60 \mathrm{Msps}$ | No interpolation | 312 |  | mW |
|  |  |  | 2 x interpolation | 435 |  |  |
|  |  |  | 4 x interpolation | 426 |  |  |
|  |  | $\mathrm{f}_{\mathrm{DAC}}=165 \mathrm{Msps}$ | No interpolation | 504 | 570 |  |
|  |  |  | 2x interpolation | 780 |  |  |
|  |  |  | 4 x interpolation | 762 |  |  |
|  |  | $\mathrm{f}_{\text {DAC }}=200 \mathrm{Msps}$ | 2 x interpolation | 891 |  |  |
|  |  |  | 4 x interpolation | 870 |  |  |

Note 1: Including the internal reference voltage tolerance.
Note 2: Measured single ended with $50 \Omega$ load and complementary output connected to ground.
Note 3: Guaranteed by design, not production tested.
Note 4: fout $=5 \mathrm{MHz}$.
Note 5: All digital inputs at 0 or DVDD. Clock signal disabled.


Figure 1. Load Test Circuit for CLK Outputs

## Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters

## Typical Operating Characteristics

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V \pm 10 \%, A G N D=D G N D=C G N D=0\right.$, external reference $=1.2 \mathrm{~V}$, no interpolation, $\mathrm{I}_{\mathrm{FS}}=20 \mathrm{~mA}$, differential output, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


POWER DISSIPATION
vs. SAMPLING RATE


INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE


DIFFERENTIAL NONLINEARITY
vs. DIGITAL INPUT CODE


POWER DISSIPATION
vs. SUPPLY VOLTAGE


DYNAMIC RESPONSE RISE TIME


POWER DISSIPATION


INTERNAL REFERENCE VOLTAGE vs. SUPPLY VOLTAGE


DYNAMIC RESPONSE FALL TIME


# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## Typical Operating Characteristics (continued)

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V \pm 10 \%, A G N D=D G N D=C G N D=0\right.$, external reference $=1.2 \mathrm{~V}$, no interpolation, $\mathrm{IFS}=20 \mathrm{~mA}$, differential output, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)







# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

Typical Operating Characteristics (continued)
$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V \pm 10 \%, A G N D=D G N D=C G N D=0\right.$, external reference $=1.2 \mathrm{~V}$, no interpolation, IFS $=20 \mathrm{~mA}$, differential output, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

SPURIOUS-FREE DYNAMIC RANGE
vs. TEMPERATURE (NO INTERPOLATION, $\mathrm{f}_{\mathrm{DAC}}=\mathbf{1 6 5 M H z}, \mathrm{f}$ (OUT $=5 \mathrm{MHz}$ )


FFT PLOT FOR NYQUIST WINDOW
(NO INTERPOLATION, fDAC = 165MHz,



SPURIOUS-FREE DYNAMIC RANGE
vs. OUTPUT FREQUENCY
(NO INTERPOLATION, fDAC $=165 \mathrm{MHz}$ )


FFT PLOT FOR DAC UPDATE NYQUIST WINDOW (100MHz) (2x INTERPOLATION,



FFT PLOT $( \pm 2 \mathrm{MHz}$ WINDOW)


FFT PLOT FOR DAC UPDATE NYQUIST WINDOW (100MHz) (4x INTERPOLATION,
fDAC $=\mathbf{2 0 0 M H z}$, fout $=\mathbf{1 0 M H z}$, AOUT $=\mathbf{0 d B}$ FS)


# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## Typical Operating Characteristics (continued)

$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V \pm 10 \%, A G N D=D G N D=C G N D=0\right.$, external reference $=1.2 \mathrm{~V}$, no interpolation, $\mathrm{IFS}=20 \mathrm{~mA}$, differential output, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


8-TONE MTPR PLOT FOR NYQUIST WINDOW (NO INTERPOLATION, fDAC $=165 \mathrm{MHz}$, fCENTER $=19.9569 \mathrm{MHz}$, AOUT $=\mathbf{- 1 8 d B}$ FS)


8-TONE MTPR PLOT (NO INTERPOLATION, fDAC $=165 \mathrm{MHz}$, fCENTER $=19.9503 \mathrm{MHz}$ )

$\mathrm{f}_{\mathrm{T} 1}=18.8022 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 5}=20.2524 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{T} 2}=19.0237 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 6}=20.5344 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{T} 3}=19.2654 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 7}=20.8365 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{T} 4}=19.6481 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 8}=21.1386 \mathrm{MHz}$

8-TONE MTPR PLOT FOR DAC UPDATE (WITHIN A NYQUIST WINDOW)
( $x 4$ INTERPOLATION, fDAC $=\mathbf{2 8 6 . 4 M H z}$, fCENTER $=\mathbf{2 0 M H z}$, INPUT TONES SPACED 300kHz APART,AOUT = -18dB FS)



8-TONE MTPR PLOT (4x INTERPOLATION,


$\mathrm{f}_{\mathrm{T} 1}=28.7597 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 5}=30.2281 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{T} 2}=29.1008 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 6}=30.5952 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{T} 3}=29.3628 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 7}=30.8924 \mathrm{MHz}$
$\mathrm{f}_{\mathrm{T} 4}=29.6862 \mathrm{MHz} \quad \mathrm{f}_{\mathrm{T} 8}=31.1546 \mathrm{MHz}$

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

Typical Operating Characteristics (continued)
$\left(A V_{D D}=D V_{D D}=C V_{D D}=3 V \pm 10 \%, A G N D=D G N D=C G N D=0\right.$, external reference $=1.2 \mathrm{~V}$, no interpolation, $I_{F S}=20 \mathrm{~mA}$, differential output, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

ACLR WITH UMTS PLOT
(NO INTERPOLATION, fDAC $=122.88 \mathrm{MHz}$, $\mathrm{f}_{\text {DATA }}=\mathbf{1 2 2 . 8 8} \mathrm{MHz}, \mathrm{f}$ CENTER $=30.72 \mathrm{MHz}$ )


ACLR WITH UMTS PLOT
( 2 x INTERPOLATION, f DAC $=\mathbf{2 4 5 . 7 6 M H z}$, fDATA $=122.88 \mathrm{MHz}$, fCENTER $=30.72 \mathrm{MHz}$ )


ACLR WITH UMTS PLOT
( 2 x INTERPOLATION, f DAC $=\mathbf{2 4 5 . 7 6 M H z}$, $\mathrm{f}_{\text {DATA }}=\mathbf{1 2 2 . 8 8 M H z}$, f CENTER $=30.72 \mathrm{MHz}$ )


| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | DA9/PD | Channel A Input Data Bit 9 (MSB)/Power-Down Control Bit: <br> 0: Enter DAC standby mode (DACEN = 0) or power up DAC (DACEN = 1). <br> 1: Enter power-down mode. |
| 2 | DA8/DACEN | Channel A Input Data Bit 8/DAC Enable Control Bit: <br> 0: Enter DAC standby mode with PD $=0$. <br> 1: Power up DAC with PD $=0$. <br> X: Enter power-down mode with PD $=1$ (X = don't care). |
| 3 | DA7/F2EN | Channel A Input Data Bit 7/Second Interpolation Filter Enable Bit: <br> 0: Interpolation mode is determined by F1EN. <br> Enable 4x interpolation mode. (F1EN must equal 1.) |
| 4 | DA6/F1EN | Channel A Input Data Bit 6/First Interpolation Filter Enable Bit: <br> 0: Interpolation disable. <br> 1: Enable 2x interpolation. |
| 5 | DA5/G3 | Channel A Input Data Bit 5/Channel A Gain Adjustment Bit 3 |
| $6,19,47$ | DGND | Digital Ground |
| $7,18,48$ | DVDD | Digital Power Supply. See the Power Supplies, Bypassing, Decoupling, and Layout section. |
| 8 | DA4/G2 | Channel A Input Data Bit 4/Channel A Gain Adjustment Bit 2 |
| 9 | DA3/G1 | Channel A Input Data Bit 3/Channel A Gain Adjustment Bit 1 |

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 10 | DA2/G0 | Channel A Input Data Bit 2/Channel A Gain Adjustment Bit 0 |
| 11 | DA1 | Channel A Input Data Bit 1 |
| 12 | DA0 | Channel A Input Data Bit 0 (LSB) |
| 13 | DB9 | Channel B Input Data Bit 9 (MSB) |
| 14 | DB8 | Channel B Input Data Bit 8 |
| 15 | DB7 | Channel B Input Data Bit 7 |
| 16 | DB6 | Channel B Input Data Bit 6 |
| 17 | DB5 | Channel B Input Data Bit 5 |
| 20 | CLK | Clock Output |
| 21 | IDE | Interleave Data Mode Enable. When IDE is high, data for both DAC channels is written through port A (bits DA9-DAO). When IDE is low, channel A data is latched on the rising edge of CLK and channel B is latched on the falling edge of CLK. |
| 22 | DB4 | Channel B Input Data Bit 4 |
| 23 | DB3 | Channel B Input Data Bit 3 |
| 24 | DB2 | Channel B Input Data Bit 2 |
| 25 | DB1 | Channel B Input Data Bit 1 |
| 26 | DB0 | Channel B Input Data Bit 0 (LSB) |
| 27 | $\overline{\text { CW }}$ | Active-Low Control Word Write Pulse. The control word is latched on the falling edge of $\overline{\mathrm{CW}}$. |
| 28, 34 | I.C. | Internally Connected. Do not connect. |
| 29,33 | CGND | Clock Ground |
| 30 | CLKXP | Differential Clock Input Positive Terminal. Bypass CLKXP with a $0.01 \mu \mathrm{~F}$ capacitor to CGND when CLKXN is in single-ended mode. |
| 31 | CLKXN | Differential Clock Input Negative Terminal. Bypass CLKXN with a $0.01 \mu \mathrm{~F}$ capacitor to CGND when CLKXP is in single-ended mode. |
| 32 | CVDD | Clock Power Supply. See the Power Supplies, Bypassing, Decoupling, and Layout section. |
| 35 | $\overline{R E N}$ | Active-Low Reference Enable. Connect $\overline{\mathrm{REN}}$ to AGND to activate the on-chip 1.24V reference. |
| 36 | REFO | Reference I/O. REFO serves as the reference input when the internal reference is disabled. If the internal 1.24 V reference is enabled, REFO serves as the output for the internal reference. When the internal reference is enabled, bypass REFO to AGND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 37, 38 | N.C. | No Connection. Not internally connected. |
| 39 | REFR | Full-Scale Current Adjustment. To set the output full-scale current, connect an external resistor RSET between REFR and AGND. The output full-scale current is equal to $32 \times V_{\text {REFO }} /$ RSET . |
| 40, 46 | $A V_{D D}$ | Analog Power Supply. See Power Supplies, Bypassing, Decoupling, and Layout section. |
| 41 | OUTNB | Channel B Negative Analog Current Output |
| 42 | OUTPB | Channel B Positive Analog Current Output |
| 43 | AGND | Analog Ground |
| 44 | OUTNA | Channel A Negative Analog Current Output |
| 45 | OUTPA | Channel A Positive Analog Current Output |
| - | EP | Exposed Pad. Connect to the ground plane. |

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

Simplified Block Diagram


## Detailed Description

The MAX5858 dual, high-speed, 10-bit, current-output DAC provides superior performance in communication systems requiring low-distortion analog-signal reconstruction. The MAX5858 combines two DACs with 2x/4x programmable digital interpolation filters, divide-by-N clock output, and an on-chip 1.24 V reference. The current outputs of the DACs can be configured for differential or single-ended operation. The full-scale output current range is adjustable from 2 mA to 20 mA to optimize power dissipation and gain control.
The MAX5858 accepts an input data rate to 165 MHz or a DAC conversion rate of 300 MHz . The inputs are latched on the rising edge of the clock whereas the output latches on the following rising edge.
The two-stage digital interpolation filters are programmable to $4 x, 2 x$, or no interpolation. When operating in $4 x$ interpolation mode, the interpolator increases the DAC conversion by a factor of four, providing a four-
fold increase in separation between the reconstructed waveform spectrum and its first image.
The MAX5858 features three modes of operation: normal, standby, and power-down. These modes allow efficient power management. In power-down, the MAX5858 consumes only $1 \mu \mathrm{~A}$ of supply current. Wake-up time from standby mode to normal DAC operation is $0.7 \mu \mathrm{~s}$.

Programming the DAC
An 8-bit control word routed through channel A's data port programs the gain matching, interpolator configuration, and operational mode of the MAX5858. The control word is latched on the falling edge of $\overline{\mathrm{CW}}$. Table 1 represents the control word format and function.
The gain on channel $A$ can be adjusted to achieve gain matching between two channels in a user's system. The gain on channel A can be adjusted from -0.4 dB to 0.35 dB in steps of 0.05 dB by using bits G3 to G0 (see Table 3).

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

## Device Power-Up and States of Operation

At power-up, the MAX5858's default configuration is no-interpolation mode with a gain of 0 dB and a fully operational converter. In shutdown, the MAX5858 consumes only $1 \mu \mathrm{~A}$ of supply current, and in standby the current consumption is 4.4 mA . Wake-up time from standby mode to normal operation is $0.7 \mu \mathrm{~s}$.

## Interpolation FiIters

The MAX5858 features a two stage, $2 x$ digital interpolating filter based on 43-tap and 23-tap FIR topology. F1EN and F2EN enable the interpolation filters. F1EN high enables the first filter for $2 x$ interpolation and F2EN high enables the second filter for combined $4 x$ interpolation. To bypass and disable both interpolation filters (no-interpolation mode or $1 \times$ mode) set F1EN $=$ F2EN $=$ 0 . When set for $1 x$ mode the filters are powered down and consume virtually no current. An illegal condition is defined by: $\mathrm{F} 1 \mathrm{EN}=0, \mathrm{~F} 2 \mathrm{EN}=1$ (see Table 2 for configuration modes).

The programmable interpolation filters multiply the MAX5858 input data rate by a factor of $2 x$ or $4 x$ to separate the reconstructed waveform spectrum and the first image. The original spectral images, appearing around multiples of the DAC input data rate, are attenuated at least 60dB by the internal digital filters. This feature provides three benefits:

1) Image separation reduces complexity of analog reconstruction filters.
2) Lower input data rates eliminate board level highspeed data transmission.
3) $\operatorname{Sin}(x) / x$ roll-off is reduced over the effective bandwidth.
Figure 2 shows an application circuit and Figure 3 illustrates a practical example of the benefits when using the MAX5858 in 4x-interpolation mode. The example illustrates signal synthesis of a 20 MHz IF with a $\pm 10 \mathrm{MHz}$ bandwidth. The designer can consider three options to address the design challenge. The tradeoffs for each solution are depicted in Table 4.

## Table 1. Control Word Format and Function

| MSB | LSB | LS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD | DACEN | F2EN | F1EN | G3 | G2 | G1 | G0 | X | X |


| CONTROL WORD | FUNCTION |
| :---: | :--- |
| PD | Power-Down. The part enters power-down mode if PD = 1. |
| DACEN | DAC Enable. When DACEN $=0$ and PD $=0$, the part enters standby mode. |
| F2EN | Filter Enable. When F2EN $=1$ and F1EN $=1,4 x$ interpolation is enabled. When F2EN $=0$, the interpolation <br> mode is determined by F1EN. |
| F1EN | Filter Enable. When F1EN $=1$ and F2EN $=0,2 x$ interpolation is active. With F1EN $=0$ and F2EN $=0$, the <br> interpolation is disabled. |
| G3 | Bit 3 (MSB) of Gain Adjust Word. |
| G2 | Bit 2 of Gain Adjust Word. |
| G1 | Bit 1 of Gain Adjust Word. |
| G0 | Bit 0 (LSB) of Gain Adjust Word. |

Table 2. Configuration Modes

| MODE | PD | DACEN | F2EN | F1EN |
| :---: | :---: | :---: | :---: | :---: |
| No interpolation | 0 | 1 | 0 | 0 |
| $2 x$ interpolation | 0 | 1 | 0 | 1 |
| $4 x$ interpolation | 0 | 1 | 1 | 1 |
| Standby | 0 | 0 | X | X |
| Power-down | 1 | X | X | X |
| Power-up | 0 | 1 | X | X |

[^0]Table 3. Gain Difference Setting

| GAIN ADJUSTMENT ON <br> CHANNEL A (dB) | G3 | G2 | G1 | G0 |
| :---: | :---: | :---: | :---: | :---: |
| +0.4 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| -0.35 | 1 | 1 | 1 | 1 |

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 



Figure 2. Typical Application Circuit

Table 4. Benefits of Interpolation

| OPTION | SOLUTION | ADVANTAGE | DISADVANTAGE |
| :---: | :---: | :---: | :---: |
| 1 | - No interpolation <br> - 2.6x oversample <br> - $\mathrm{fDAC}=\mathrm{f}$ DATA $=78 \mathrm{MHz}$ | - Low data rate <br> - Low clock rate | - High order filter <br> - Filter gain/phase match |
| 2 | - No interpolation <br> - $8 x$ oversample <br> - $\mathrm{fDAC}=\mathrm{f}$ DATA $=240 \mathrm{MHz}$ <br> - Push image to fimAGE $=210 \mathrm{MHz}$ | - Lower order filter <br> - Filter gain/phase match | - High clock rate <br> - High data rate |
| 3 | - $4 x$ interpolation <br> - $\mathrm{f}_{\mathrm{DAC}}=286.4 \mathrm{MHz}$, fDATA $=71.6 \mathrm{MHz}$ <br> - Passband attenuation $=0.1 \mathrm{~dB}$ <br> - Push image to 256 MHz | - Low data rate <br> - Low order filter <br> - 60dB image attenuate <br> - Filter gain/phase match | - None |

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 



Figure 3. MAX5858 in 4x Interpolation Mode

This example demonstrates that $4 x$ interpolation with digital filtering yields significant benefits in reducing system complexity, improving dynamic performance and lowering cost. Data can be written to the MAX5858 at much lower speeds while achieving image attenuation greater than 60dB and image separation beyond three octaves. The main benefit is in analog reconstruc-
tion filter design. Reducing the filter order eases gain/phase matching while lowering filter cost and saving board space. Because the data rate is lowered to 71.6 MHz , the setup and hold times are manageable and the clock signal source is simplified, which results in improved system reliability and lower cost.

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 



Figure 4. Setting IFS with the Internal 1.24V Reference and the Control Amplifier

## Clocking Modes

Apply an external clock to CLKXP and CLKXN at the desired DAC update rate and allowable input amplitude. CLK is an output and provides the signal necessary to synchronize the input data. CLKXP and CLKXN accept a frequency range of 0 to 300 MHz (see Table 5). Maintain a low capacitive load at the CLK output (not higher than 10pF for fCLK of 165 MHz ).

## Internal Reference and Control Amplifier

The MAX5858 provides an integrated 50ppm/ ${ }^{\circ} \mathrm{C}, 1.24 \mathrm{~V}$, low-noise bandgap reference that can be disabled and overridden with an external reference voltage. REFO serves either as an external reference input or an integrated reference output. If $\overline{R E N}$ is connected to AGND, the internal reference is selected and REFO provides a $1.24 \mathrm{~V}(50 \mu \mathrm{~A})$ output. Buffer REFO with an external amplifier, when driving a heavy load.
The MAX5858 also employs a control amplifier designed to simultaneously regulate the full-scale output current (IFS) for both outputs of the devices. Calculate the output current as:

$$
I_{F S}=32 \times I_{\text {REF }}
$$

where IREF is the reference output current (IREF = $V_{\text {REFO }} /$ RSET $)$ and IFS is the full-scale output current.

RSET is the reference resistor that determines the amplifier output current of the MAX5858 (Figure 4). This current is mirrored into the current-source array where IFS is equally distributed between matched current segments and summed to valid output current readings for the DACs.

## External Reference

To disable the internal reference of the MAX5858, connect $\overline{R E N}$ to $A V_{D D}$. Apply a temperature-stable, external reference to drive the REFO to set the full-scale output (Figure 5). For improved accuracy and drift performance, choose a fixed output voltage reference such as the $1.24 \mathrm{~V}, 25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ MAX6520 bandgap reference.

## Detailed Timing

The MAX5858 accepts an input data rate up to 165 MHz or the DAC conversion rate of 300 MHz . The input latches on the rising edge of the clock, whereas the output latches on the following rising edge.
Figure 6 depicts the write cycle of the DACs in $4 x$ interpolation mode. In this timing diagram, signals applied to CLKXP and CLKXN are divided by four to create the DAC's CLK signal. The MAX5858 DAC output is updated at the rate of the clock applied to CLKXP/CLKXN.

## Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters



Figure 5. MAX5858 with External Reference

Table 5. Clocking Modes

| F2EN | F1EN | DIFFERENTIAL CLOCK FREQUENCY (fclkdiff) (MHz) | CLK OUTPUT (MHz) | DAC RATE (fDAC) | INTERPOLATION | MAX SIGNAL BANDWIDTH (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 to 165 | FCLKDIFF | fCLKDIFF | 1x | 82 |
| 0 | 1 | 0 to 300 | FCLKDIFF/2 | fCLKDIFF | 2x | 63 |
| 1 | 1 | 0 to 300 | fCLKDIFF/4 | fCLKDIFF | 4 x | 31 |
| 1 | 0 | Illegal |  |  |  |  |

The MAX5858 can also operate in an interleave data mode. Pulling IDE high activates this mode. In interleave mode, data for both DAC channels is written through input port $A$. Channel $B$ data is written on the falling edge of the CLK signal and then channel A data is written on the following rising edge of the CLK signal. Both DAC outputs (channel A and B) are updated simultaneously on the next following rising edge of the CLK. In interleave data mode, the maximum input data rate per channel is half of the rate in noninterleave mode. The interleave data mode is attractive in applications where lower data rates are acceptable and interfacing on a single 10-bit bus is desired (Figure 7).

## Applications Information

Differential-to-Single-Ended Conversion
The MAX5858 exhibits excellent dynamic performance to synthesize a wide variety of modulation schemes, including high-order QAM modulation with OFDM.

Figure 8 shows a typical application circuit with output transformers performing the required differential-to-sin-gle-ended signal conversion. In this configuration, the MAX5858 operates in differential mode, which reduces even-order harmonics, and increases the available output power.

## Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters



Figure 6. Timing Diagram for Noninterleave Data Mode (IDE = Low)


Figure 7. Timing Diagram for Interleave Data Mode (IDE = High)

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 



Figure 8. Application with Output Transformer Performing Differential to Single-Ended Conversion

## Differential DC-Coupled Configuration

Figure 9 shows the MAX5858 output operating in differential, DC-coupled mode. This configuration can be used in communication systems employing analog quadrature upconverters and requiring a baseband sampling, dual-channel, high-speed DAC for I/Q synthesis. In these applications, information bandwidth can extend from 10 MHz down to several hundred kilohertz. DC-coupling is desirable in order to eliminate long discharge time constants that are problematic with large, expensive coupling capacitors. Analog quadrature upconverters have a DC common-mode input requirement of typically 0.7 V to 1.0 V . The MAX5858 differential I/Q outputs can maintain the desired full-scale frequency spectrum at the required 0.7 V to 1.0 V DC commonmode level when powered from a single $2.85 \mathrm{~V}( \pm 5 \%)$ supply. The MAX5858 meets this low-power requirement with minimal reduction in dynamic range while eliminating the need for level-shifting resistor networks.


Figure 9. Application with DC-Coupled Differential Outputs

## Power Supplies, Bypassing, Decoupling, and Layout

 Grounding and power-supply decoupling strongly influence the MAX5858 performance. Unwanted digital crosstalk can couple through the input, reference, power-supply, and ground connections, which can affect dynamic specifications, like signal-to-noise ratio or spurious-free dynamic range. In addition, electromagnetic interference (EMI) can either couple into or be generated by the MAX5858. Observe the grounding and power-supply decoupling guidelines for highspeed, high-frequency applications. Follow the power supply and filter configuration to realize optimum dynamic performance.Use of a multilayer printed circuit (PC) board with separate ground and power-supply planes is recommended. Run high-speed signals on lines directly above the ground plane. The MAX5858 has separate analog and digital ground buses (AGND, CGND, and DGND,

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

respectively). Provide separate analog, digital, and clock ground sections on the PC board with only one point connecting the three planes. The ground connection points should be located underneath the device and connected to the exposed paddle. Run digital signals above the digital ground plane and analog/clock signals above the analog/clock ground plane. Digital signals should be kept away from sensitive analog, clock, and reference inputs. Keep digital signal paths short and metal trace lengths matched to avoid propagation delay and data skew mismatch.
The MAX5858 includes three separate power-supply inputs: analog ( $A V_{D D}$ ), digital ( $D V_{D D}$ ), and clock (CVDD). Use a single linear regulator power source to branch out to three separate power-supply lines (AVDD, DVDD, CVDD) and returns (AGND, DGND, CGND). Filter each power-supply line to the respective return line using LC filters comprising ferrite beads and $10 \mu \mathrm{~F}$ capacitors. Filter each supply input locally with $0.1 \mu \mathrm{~F}$ ceramic capacitors to the respective return lines.
Note: To maintain the dynamic performance of the Electrical Characteristics, ensure the voltage difference between DVDD, AVDD, and CVDD does not exceed 150 mV .

Thermal Characteristics and Packaging
Thermal Resistance
48-lead TQFP-EP:

$$
\theta \mathrm{JA}=37^{\circ} \mathrm{C} / \mathrm{W}
$$

Keep the device junction temperature below $+125^{\circ} \mathrm{C}$ to meet specified electrical performance. Lower the power-supply voltage to maintain specified performance when the DAC update rate approaches 300 Msps and the ambient temperature equals $+85^{\circ} \mathrm{C}$.
The MAX5858 is packaged in a 48-pin TQFP-EP package, providing greater design flexibility, increased thermal efficiency, and optimized AC performance of the DAC. The EP enables the implementation of grounding techniques, which are necessary to ensure highest performance operation.
In this package, the data converter die is attached to an EP leadframe with the back of this frame exposed at the package bottom surface, facing the PC board side of the package. This allows a solid attachment of the package to the PC board with standard infrared (IR)flow soldering techniques. A specially created land pattern on the PC board, matching the size of the EP ( 5 mm $\times 5 \mathrm{~mm}$ ), ensures the proper attachment and grounding of the DAC. Designing vias* into the land area and
implementing large ground planes in the PC board design will allow for highest performance operation of the DAC. Use an array of $3 \times 3$ (or greater) vias $(\leq 0.3 \mathrm{~mm}$ diameter per via hole and 1.2 mm pitch between via holes) for this 48-pin TQFP-EP package.

## Dynamic Performance Parameter Definitions

Adjacent Channel Leakage Ratio (ACLR)
Commonly used in combination with wideband codedivision multiple-access (WCDMA), ACLR reflects the leakage power ratio in dB between the measured power within a channel relative to its adjacent channel. ACLR provides a quantifiable method of determining out-of-band spectral energy and its influence on an adjacent channel when a bandwidth-limited RF signal passes through a nonlinear device.

Total Harmonic Distortion (THD)
THD is the ratio of the RMS sum of all essential harmonics (within a Nyquist window) of the input signal to the fundamental itself. This can be expressed as:

$$
\mathrm{THD}=20 \times \log \left(\sqrt{\left(\mathrm{V} 2^{2}+\mathrm{V} 3^{2}+\mathrm{V} 4^{2} \ldots+\ldots \mathrm{V} N^{2}\right)} / \mathrm{V} 1\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $V_{N}$ are the amplitudes of the 2nd through Nth order harmonics.

Spurious-Free Dynamic Range (SFDR) SFDR is the ratio of RMS amplitude of the carrier frequency (maximum signal component) to the RMS value of their next-largest spectral component. SFDR is usually measured in dBc with respect to the carrier frequency amplitude or in dB FS with respect to the DAC's full-scale range. Depending on its test condition, SFDR is observed within a predefined window or to Nyquist.

Multitone Power Ratio (MTPR) A series of equally spaced tones are applied to the DAC with one tone removed from the center of the range. MTPR is defined as the worst-case distortion (usually a 3rd-order harmonic product of the fundamental frequencies), which appears as the largest spur at the frequency of the missing tone in the sequence. This test can be performed with any number of input tones; however, four and eight tones are among the most common test conditions for CDMA- and GSM/EDGE-type applications.
*Vias connect the land pattern to internal or external copper planes.

# Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters 

Intermodulation Distortion (IMD)
The two-tone IMD is the ratio expressed in dBc of either output tone to the worst 3rd-order (or higher) IMD products.

## Static Performance Parameter Definitions

Integral Nonlinearity (INL)
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. For a DAC, the deviations are measured at every individual step.

Differential Nonlinearity (DNL) Differential nonlinearity (DNL) is the difference between an actual step height and the ideal value of 1 LSB. A DNL error specification no more negative than -1 LSB guarantees monotonic transfer function.

Offset Error
Offset error is the current flowing from positive DAC output when the digital input code is set to zero. Offset error is expressed in LSBs.

Gain Error
A gain error is the difference between the ideal and the actual full-scale output current on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step. The ideal current is defined by reference voltage at VREFO / IREF x 32.

Settling Time
The settling time is the amount of time required from the start of a transition until the DAC output settles to its new output value to within the converter's specified accuracy.

Glitch Impulse
A glitch is generated when a DAC switches between two codes. The largest glitch is usually generated around the midscale transition, when the input pattern transitions from 011... 111 to 100...000. This occurs due to timing variations between the bits. The glitch impulse is found by integrating the voltage of the glitch at the midscale transition over time. The glitch impulse is usually specified in pV-s.

Chip Information
TRANSISTOR COUNT: 178,376
PROCESS: CMOS

## Dual, 10-Bit, 300Msps, Current-Output DAC with 4x/2x/1x Interpolation Filters

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.


[^0]:    $X=$ Don't care.
    F1EN $=0$, F2EN $=1$ illegal.

