

### **General Description**

The MAX5544 serial-input, voltage-output, 14-bit monotonic digital-to-analog converter (DAC) operates from a single +5V supply. The DAC output is unbuffered, resulting in low 0.3mA supply current and low 1LSB offset error. The DAC output range is 0V to VREF. The DAC latch accepts a 16-bit serial word. A power-on reset circuit clears the DAC output to 0V (unipolar mode) when power is initially applied.

The 10MHz 3-wire serial interface is SPITM/QSPITM/ MICROWIRE™ compatible and interfaces directly with optocouplers for applications requiring isolation. The MAX5544 is available in an 8-pin SO package.

#### **Features**

- **♦ Full 14-Bit Performance Without Adjustments**
- ♦ +5V Single-Supply Operation
- ♦ Low Power: 1.5mW
- ♦ 1us Settling Time
- ♦ Unbuffered Voltage Output Directly Drives 60kΩ
- ♦ SPI/QSPI/MICROWIRE-Compatible Serial Interface
- ♦ Power-On Reset Circuit Clears DAC Output to 0V (unipolar mode)
- ♦ Schmitt Trigger Inputs for Direct Optocoupler Interface

## **Applications**

High-Resolution Offset and Gain Adjustment Industrial Process Control Automated Test Equipment **Data Acquisition Systems** 

### **Ordering Information**


PART	TEMP. RANGE	PIN-PACKAGE
MAX5544CSA	0°C to +70°C	8 SO
MAX5544ESA	-40°C to +85°C	8 SO

# **Pin Configuration**

# TOP VIEW 8 V<sub>DD</sub> 0UT 1 MIXIM 7 DGND AGND 2 MAX5544 6 DIN REF 3 CS 4 5 SCLK SO

SPI and QSPI are trademarks of Motorola. Inc. MICROWIRE is a trademark of National Semiconductor Corp.

## Functional Diagram



#### MIXIM

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to DGND	0.3V to +6V
CS, SCLK, DIN to DGND	0.3V to +6V
REF to AGND	$0.3V$ to $(V_{DD} + 0.3V)$
AGND to DGND	0.3V to +0.3V
OUT to AGND, DGND	0.3V to V <sub>DD</sub>
Maximum Current into Any Pin	50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}$ C	C)
8-Pin SO (derate 5.88mW/°C above +70	0°C)471mW

Operating Temperature Ranges	
MAX5544CSA	0°C to +70°C
MAX5544ESA	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10	)s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(VDD = +5V ±5%, VREF = +2.5V, VAGND = VDGND = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC PERFORMANCE—AN	IALOG SECT	TION (R <sub>L</sub> = ∞)				1	
Resolution	N		14			Bits	
Differential Nonlinearity	DNL	Guaranteed monotonic		±0.5	±1.0	LSB	
Integral Nonlinearity	INL	V <sub>DD</sub> = 5V		±4	±8	LSB	
Zero-Code Offset Error	ZSE	T <sub>A</sub> = +25°C			±1	LSB	
Zero-Code Offset Effor	ZOL	$T_A = T_{MIN}$ to $T_{MAX}$			±2		
Zero-Code Tempco	ZSTC	TA = TMIN to TMAX		±0.05		ppm/°C	
Gain Error (Note 1)		T <sub>A</sub> = +25°C			±5	- LSB	
Gaill Ellor (Note 1)		TA = TMIN to TMAX			±10		
Gain-Error Tempco				±0.1		ppm/°C	
DAC Output Resistance	Rout	(Note 2)		6.25		kΩ	
Power-Supply Rejection	PSR	4.75V ≤ V <sub>DD</sub> ≤ 5.25V			±1.0	LSB	
REFERENCE INPUT			•				
Reference Input Range	V <sub>REF</sub>	(Note 3)	2.0		3.0	V	
Reference Input Resistance (Note 4)			11.5			kΩ	
DYNAMIC PERFORMANCE—	ANALOG SE	CTION (R <sub>L</sub> = ∞)	•			•	
Voltage-Output Slew Rate	SR	C <sub>L</sub> = 10pF (Note 5)		25		V/µs	
Output Settling Time		To $\pm \frac{1}{2}$ LSB of FS, C <sub>L</sub> = 10pF		1		μs	

### **ELECTRICAL CHARACTERISTICS (continued)**

(VDD = +5V ±5%, VREF = +2.5V, VAGND = VDGND = 0, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DAC Glitch Impulse		Major-carry transition		10		nVs
Digital Feedthrough		Code = 0000 hex, $\overline{CS}$ = V <sub>DD</sub> , SCLK = V <sub>DIN</sub> = 0 to V <sub>DD</sub> levels		10		nVs
DYNAMIC PERFORMANCE—R	EFERENCE	SECTION	-			'
Reference -3dB Bandwidth	BW	Code = FFFC hex		1		MHz
Reference Feedthrough		Code = 0000 hex, VREF = 1Vp-p at 100kHz		1		mVp-p
Signal-to-Noise Ratio	SNR			83		dB
Reference Input Capacitance	Civi	Code = 0000 hex	75		nE	
	CIN	Code = FFFC hex		120	pF	
STATIC PERFORMANCE—DIG	ITAL INPUT	S				
Input High Voltage	VIH		2.4			V
Input Low Voltage	VIL				0.8	V
Input Current	I <sub>IN</sub>	$V_{IN} = 0$			±1	μΑ
Input Capacitance	CIN	(Note 6)			10	pF
Hysteresis Voltage	VH			0.40		V
POWER SUPPLY						
Positive Supply Range	V <sub>DD</sub>		4.75		5.25	V
Positive Supply Current	I <sub>DD</sub>			0.3	1.1	mA
Power Dissipation	PD			1.5		mW

#### **TIMING CHARACTERISTICS**

(VDD = +5V ±5%, VREF = +2.5V, VAGND = VDGND = 0, CMOS inputs, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fCLK				10	MHz
SCLK Pulse Width High	tch		45			ns
SCLK Pulse Width Low	tcL		45			ns
CS Low to SCLK High Setup	tcss0		45			ns
CS High to SCLK High Setup	tcss1		45			ns
SCLK High to CS Low Hold	tCSH0	(Note 6)	30			ns
SCLK High to CS High Hold	tCSH1		45			ns
DIN to SCLK High Setup	t <sub>DS</sub>		40			ns
DIN to SCLK High Hold	tDH		0			ns
V <sub>DD</sub> High to $\overline{CS}$ Low (power-up delay)				20		μs

**Note 1:** Gain error tested at  $V_{REF} = +2.0V$ , +2.5V, and +3.0V.

Note 2: ROUT tolerance is typically ±20%.

Note 3: Min/max ranges guaranteed by gain-error test. Operation outside min/max limits will result in degraded performance.

Note 4: Reference input resistance is code dependent, minimum at 8554 hex.


Note 5: Slew-rate value is measured from 0% to 63%.

Note 6: Guaranteed by design. Not production tested.




## **Typical Operating Characteristics**


 $(V_{DD} = +5V, V_{REF} = +2.5V, T_A = +25$ °C, unless otherwise noted.)



# **Typical Operating Characteristics (continued)**


 $(V_{DD} = +5V, V_{REF} = +2.5V, T_A = +25$ °C, unless otherwise noted.)






 $C_L = 13pF$  $R_L = \infty$ 

#### **MAJOR-CARRY OUTPUT GLITCH**



#### **DIGITAL FEEDTHROUGH**

400ns/div



# **Pin Description**

PIN	NAME	FUNCTION
1	OUT	DAC Output Voltage
2	AGND	Analog Ground
3	REF	Voltage Reference Input. Connect to external +2.5V reference.
4	CS	Chip-Select Input
5	SCLK	Serial-Clock Input. Duty cycle must be between 40% and 60%.
6	DIN	Serial-Data Input
7	DGND	Digital Ground
8	V <sub>DD</sub>	+5V Supply Voltage



### **Detailed Description**

The MAX5544 voltage-output, 14-bit digital-to-analog converter (DAC) offers 14-bit monotonicity with less than 1LSB differential linearity error. Serial-data transfer minimizes the number of package pins required.

The MAX5544 is composed of two matched DAC sections, with a 12-bit inverted R-2R DAC forming the 12LSBs and the 4MSBs derived from 15 identically matched resistors. This architecture allows the lowest glitch energy to be transferred to the DAC output on major-carry transitions. It also decreases the DAC output impedance by a factor of eight compared to a standard R-2R ladder, allowing unbuffered operation in medium-load applications. Figure 1 is the timing diagram.

#### **Digital Interface**

The MAX5544 digital interface is a standard 3-wire connection compatible with SPI/QSPI/MICROWIRE interfaces. The chip-select input  $\overline{(CS)}$  frames the serial data loading at the data input pin (DIN). Immediately following  $\overline{CS}$ 's high-to-low transition, the data is shifted

synchronously and latched into the input register on the rising edge of the serial-clock input (SCLK). After 16 data bits (14 data bits, plus two sub-bits set to zero) have been loaded into the serial input register, it transfers its contents to the DAC latch on CS's low-to-high transition (Figure 2). Note that if CS does not remain low during the entire 16 SCLK cycles, data will be corrupted. In this case, reload the DAC latch with a new 16-bit word.

#### **External Reference**

The MAX5544 operates with external voltage references from 2V to 3V. The reference voltage determines the DAC's full-scale output voltage.

#### **Power-On Reset**

The MAX5544 has a power-on reset circuit to set the DAC's output to 0V in unipolar mode when V<sub>DD</sub> is first applied. This ensures that unwanted DAC output voltages will not occur immediately following a system power-up, such as after power loss. In bipolar mode, the DAC output is set to -V<sub>REF</sub>.




Figure 1. Timing Diagram




Figure 2. 3-Wire Interface Timing Diagram

### **Applications Information**

#### **Reference and Analog Ground Inputs**

The MAX5544 operates with external voltage references from 2V to 3V, and maintains 14-bit performance with proper reference selection and application. Ideally, the reference's temperature coefficient should be less than 1.5ppm/°C to maintain 14-bit accuracy to within 1LSB over the commercial (0°C to +70°C) temperature range. Since this converter is designed as an inverted R-2R voltage-mode DAC, the input resistance seen by the voltage reference is code dependent. The worstcase input-resistance variation is from  $11.5k\Omega$  (at code 8555 hex) to  $200k\Omega$  (at code 0000 hex). The maximum change in load current for a 2.5V reference is 2.5V / 11.5k $\Omega$  = 217 $\mu$ A; therefore, the required load regulation is 28ppm/mA for a maximum error of 0.1LSB. This implies a reference output impedance of  $<71m\Omega$ . In addition, the impedance of the signal path from the voltage reference to the reference input must be kept low because it contributes directly to the load-regulation error.

The requirement for a low-impedance voltage reference is met with capacitor bypassing at the reference inputs and ground. A 0.1µF ceramic capacitor with short leads between REF and AGND provides high-frequency bypassing. A surface-mount ceramic chip capacitor is preferred because it has the lowest inductance. An additional 10µF between REF and AGND provides lowfrequency bypassing. A low-ESR tantalum, film, or organic semiconductor capacitor works well. Leaded capacitors are acceptable because impedance is not as critical at lower frequencies. The circuit can benefit from even larger bypassing capacitors, depending on the stability of the external reference with capacitive loading. If separate force and sense lines are not used, connect the appropriate force and sense pins together close to the package.

AGND must also be low impedance, as load-regulation errors will be introduced by excessive AGND resistance. As in all high-resolution, high-accuracy applications, separate analog and digital ground planes yield the best results. Connect DGND to AGND at the AGND pin to form the "star" ground for the DAC system. For the best possible performance, always refer remote DAC loads to this system ground.

#### **Unbuffered Operation**

Unbuffered operation reduces power consumption as well as offset error contributed by the external output buffer. The R-2R DAC output is available directly at OUT, allowing 14-bit performance from +V<sub>REF</sub> to AGND without degradation at zero-scale. The DAC's output

impedance is also low enough to drive medium loads (RL >  $60k\Omega$ ) without degradation of INL or DNL; only the gain error is increased by externally loading the DAC output.

#### **External Output Buffer Amplifier**

In unipolar mode, the output amplifier is used in a voltage-follower connection. The DAC's output resistance is constant and is independent of input code; however, the output amplifier's input impedance should still be as high as possible to minimize gain errors. The DAC's output capacitance is also independent of input code, thus simplifying stability requirements on the external amplifier.

In single-supply applications, precision amplifiers with input common-mode ranges including AGND are available; however, their output swings do not normally include the negative rail (AGND) without significant performance degradation. A single-supply op amp, such as the MAX495, is suitable if the application does not use codes near zero.

Since the LSBs for a 14-bit DAC are extremely small  $(152.6\mu V \text{ for } V_{REF} = 2.5V)$ , pay close attention to the external amplifier's input specification. The input offset voltage can degrade the zero-scale error and might require an output offset trim to maintain full accuracy if the offset voltage is greater than 1/2LSB. Similarly, the input bias current multiplied by the DAC output resistance (typically  $6.25k\Omega$ ) contributes to the zero-scale error. Temperature effects also must be taken into consideration. Over the commercial temperature range, the offset voltage temperature coefficient (referenced to +25°C) must be less than 1.7µV/°C to add less than 1/2LSB of zero-scale error. The external amplifier's input resistance forms a resistive divider with the DAC output resistance, which results in a gain error. To contribute less than 1/2LSB of gain error, the input resistance typically must be greater than:

$$6.25 \text{k}\Omega / \frac{1}{2} \left[ \frac{1}{2^{14}} \right] = 205 \text{M}\Omega$$

The settling time is affected by the buffer input capacitance, the DAC's output capacitance, and PC board capacitance. The typical DAC output voltage settling time is 1µs for a full-scale step. Settling time can be significantly less for smaller step changes. Assuming a single time-constant exponential settling response, a full-scale step takes 10.4 time constants to settle to within 1/2LSB of the final output voltage. The time constant is equal to the DAC output resistance multiplied by the total output capacitance. The DAC output capacitance is typically 10pF. Any additional output capacitance will increase the settling time.

The external buffer amplifier's gain-bandwidth product is important because it increases the settling time by adding another time constant to the output response. The effective time constant of two cascaded systems, each with a single time-constant response, is approximately the root square sum of the two time constants. The DAC output's time constant is 1µs / 10.4 = 96ns, ignoring the effect of additional capacitance. If the time constant of an external amplifier with 1MHz bandwidth is 1 /  $2\pi$  (1MHz) = 159ns, then the effective time constant of the combined system is:

$$\sqrt{\left(96\text{ns}\right)^2 + \left(159\text{ns}\right)^2} = 186\text{ns}$$

This suggests that the settling time to within 1/2LSB of the final output voltage, including the external buffer amplifier, will be approximately  $10.4 \cdot 186ns = 1.93\mu s$ .

#### **Digital Inputs and Interface Logic**

The digital interface for the 14-bit DAC is based on a 3-wire standard that is SPI/QSPI/MICROWIRE compatible. The three digital inputs ( $\overline{\text{CS}}$ , DIN, and SCLK) load the digital input data serially into the DAC.

All of the digital inputs include Schmitt-trigger buffers to accept slow-transition interfaces. This means that optocouplers can interface directly to the MAX5544 without additional external logic. The digital inputs are TTL/CMOS-logic compatible.

#### **Unipolar Configuration**

Figure 3 shows the MAX5544 configured for unipolar operation with an external op amp. The op amp is set for unity gain, and Table 1 shows the codes for this circuit.

**Table 1. Unipolar Code Table** 

DAC LATCH	CONTENTS	ANALOG OUTPUT, VOUT		
MSB	LSB	ANALOG GOTPOT, VOUT		
1111 1111 1	111 11(00)	V <sub>REF</sub> • (16,383 / 16,384)		
1000 0000 0	0000 00(00)	V <sub>REF</sub> • (8192 / 16,384) = 1/ <sub>2</sub> V <sub>REF</sub>		
0000 0000 0	0000 01(00)	V <sub>REF</sub> • (1 / 16,834)		
0000 0000 0	0000 00(00)	OV		

#### Power-Supply Bypassing and Ground Management

For optimum system performance, use PC boards with separate analog and digital ground planes. Wire-wrap boards are not recommended. Connect the two ground planes together at the low-impedance power-supply source. Connect DGND and AGND together at the IC. The best ground connection can be achieved by connecting the DAC's DGND and AGND pins together and connecting that point to the system analog ground plane. If the DAC's DGND is connected to the system digital ground, digital noise may get through to the DAC's analog portion.

Bypass  $V_{DD}$  with a 0.1 $\mu$ F ceramic capacitor connected between  $V_{DD}$  and AGND. Mount it with short leads close to the device. Ferrite beads can also be used to further isolate the analog and digital power supplies.

### \_Chip Information

TRANSISTOR COUNT: 2209 SUBSTRATE CONNECTED TO DGND




Figure 3. Typical Operating Circuit

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.