MB86060

February 2009 Version 2.0

FME/MS/SFDAC1/DS/4250

16-bit Interpolating Digital to Analog Converter



digital to analog converter (DAC) enhanced with a 16-bit interpolation filtering front-end. Use of novel techniques for the converter architecture delivers high speed operation consistent with BiCMOS or bipolar devices but at the low power of CMOS. Fujitsu's proprietary architecture is the subject of several patent applications. Additional versatility is provided by selectable input interpolation filters, programmable dither and noise shaping facilities. Excellent SFDR performance coupled with high speed conversion rate and low power make this device particularly suitable for high performance communication systems, in particular direct IF synthesis applications.

This device is a pin and functional replacement for,

- MB86060PFV-G-BND-FG (RoHS-5)
- MB86060PFV-G-BNDE1 (RoHS-6)

FEATURES

- 16-bit Interpolating Digital to Analog conversion
- x2 or x4 interpolation filtering
- 100MSa/s input, with x4 interpolation enabled
- Programmable highpass filtered dither
- Selectable 2nd order noise shaping
- Versatile CMOS digital interface
- · Internal programmable clock multiplier
- Low power, 3.3V operation (345mW @32MSa/s input, x4)
- Performance enhanced pinout with on-chip decoupling
- 0.35µm CMOS technology with Triple Well
- Industrial temperature range (-40°C to +85°C)

APPLICATIONS

- Direct IF Synthesis
- Cellular basestations
- Wide-band communication systems

This product has Patents applied for in the US and elsewhere including GB2333191A, EP0935345A, JP11-274934A, GB2333171A, EP0930717A, JP11-274935A, GB2333190A, EP0929158A, JP11-243339A, GB2335097A, EP0940923A, JP11-317667A, GB2335076A, EP0940852A, JP11-251530A.

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented "as is", no license is granted by implication or otherwise.

Production

Page 1 of 44

The Fujitsu MB86060 is a high performance 12-bit, 400MSa/s



Contents

| 1 | Fund | ctional [| Description | . 4 | | | | | | | | |
|---|-------|---------------------|---------------------------------------|-----|--|--|--|--|--|--|--|--|
| | 1.1 | 1 Operating Modes 4 | | | | | | | | | | |
| | 1.2 | Clock . | | . 5 | | | | | | | | |
| | | 1.2.1 | Input Clock | . 5 | | | | | | | | |
| | | 1.2.2 | Clock Multiplier Modes | . 6 | | | | | | | | |
| | | 1.2.3 | Multiple Device Clock Synchronisation | . 8 | | | | | | | | |
| | | 1.2.4 | Clock Out | . 9 | | | | | | | | |
| | 1.3 | Interpol | lating Filters | . 9 | | | | | | | | |
| | 1.4 | Program | nmable Dither | 10 | | | | | | | | |
| | 1.5 | Noise S | Shaping | 10 | | | | | | | | |
| | 1.6 | Conver | ter Architecture | 10 | | | | | | | | |
| | | 1.6.1 | Segment Shuffling. | 11 | | | | | | | | |
| | | 1.6.2 | Converter Overload | 11 | | | | | | | | |
| | 1.7 | Voltage | Reference | 11 | | | | | | | | |
| | 1.8 | Analog | Output | 12 | | | | | | | | |
| | | 1.8.1 | Analog Output Reference Resistor | 12 | | | | | | | | |
| | | 1.8.2 | Analog Output Scaling | 13 | | | | | | | | |
| | | 1.8.3 | Analog Output Pins | 13 | | | | | | | | |
| | 1.9 | Digital [| Data Interface | 13 | | | | | | | | |
| | | 1.9.1 | Data Timing | 14 | | | | | | | | |
| | 1.10 | Power \$ | Supplies | 14 | | | | | | | | |
| | | 1.10.1 | Substrate Connections | 14 | | | | | | | | |
| | | 1.10.2 | Power Dissipation | 14 | | | | | | | | |
| | | 1.10.3 | Pinout | 15 | | | | | | | | |
| | 1.11 | Reset. | | 15 | | | | | | | | |
| | | | | | | | | | | | | |
| 2 | Inter | polating | g Filters | 16 | | | | | | | | |
| | | | | | | | | | | | | |
| 3 | Dith | er Frequ | Jency Spectrum | 20 | | | | | | | | |
| 4 | App | lication | Notes | 21 | | | | | | | | |
| | 4.1 | Power | & Ground Plane Regions | 21 | | | | | | | | |
| | 4.2 | Power | Supplies | 23 | | | | | | | | |
| | 4.3 | Decour | bling. | 24 | | | | | | | | |
| | 4.4 | Input D | ata Interfacing | 25 | | | | | | | | |
| | 4.5 | Analog | Output | 26 | | | | | | | | |
| | 4.6 | Clock Ir | nput. | 26 | | | | | | | | |
| | 4.7 | Clock C | | 28 | | | | | | | | |
| | 4.8 | Signal F | Routing | 29 | | | | | | | | |
| | | g | | | | | | | | | | |

Page 2 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

FUjitsu

MB86060 16-bit Interpolating Digital to Analog Converter

| 5 | Elec | trical Specifications |
|---|------|---|
| | 5.1 | Absolute Maximum Ratings |
| | 5.2 | Digital Interface Specifications |
| | 5.3 | DC Specifications |
| | 5.4 | AC Specifications |
| | 5.5 | Clock Specifications |
| | 5.6 | Typical Performance Characterisation Graphs 36 |
| 6 | Pin | Description |
| | 6.1 | Pin Assignment |
| | 6.2 | Pin Definition |
| | 6.3 | Package Data |
| | | 6.3.1 Thermal Characteristics |
| | 6.4 | Ordering Information |
| 7 | Dev | elopment Kit |
| | 7.1 | Ordering Information |

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



1 Functional Description

The MB86060 integrates a 12-bit 400MSa/s DAC core with selectable front end processing to provide input interpolation filtering, dither and noise shaping. Versatile interfacing via the 16-bit parallel CMOS data input allows different system requirements to be accommodated, with either offset binary or 2's complement data formats selected by an input format control pin.

The device is manufactured in a 0.35µm advanced CMOS process with Triple Well extension giving improved isolation between analog blocks and digital-analog.



A functional block diagram is shown in Figure 1.

Figure 1 MB86060 Functional Block Diagram

1.1 Operating Modes

The device can be configured into a number of different operating modes, depending on which clock source and interpolation filtering mode is selected. The following sections summarise the MB86060 operating modes according to clock multiplier and interpolation filtering configuration.

The MB86060 has two Interpolation filters, that may be operated in any of the following four modes.

- x1 Interpolating filters disabled, effectively a conventional 12-bit DAC for up to 200MSa/s
- x2 slow First interpolating filter only, used for generating 0~43MHz, assuming 100MSa/s data
- x2 fast Second interpolating filter only, used for generating 0~74MHz, assuming 200MSa/s data
- x4 Full interpolation, for generating 0~43MHz with 100MSa/s data & maximum DAC rate

| Page 4 of 44 | Production | Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH |
|--------------|------------|--|
| | | |



1.2 Clock

The MB86060 incorporates a clock multiplier. This may be used to generate the internal x1, x2 and x4 clock signals required to clock the DAC core when the interpolation filters are enabled, or as a general purpose clock multiplier to allow lower frequency clock sources to be used.

The clock multiplier is based on a delay-lock-loop whose delay is adjusted by a charge pump controlled by a phase detector. A 'Lock' indicator pin is provided so that the system can monitor the multiplier's condition.

For systems where a high frequency clock is available, or the lowest possible jitter is required, the clock multiplier should be disabled and an external clock applied directly as the clock multipliers systematic jitter will cause jitter spurs to appear in the analog output

1.2.1 Input Clock

The input clock is selectable between either a differential system clock, typically a sine wave source of amplitude 0dBm, or an external crystal using the internal oscillator circuit. A CMOS single ended clock can also be connected to XIN. See Table 1 for details of these configurations.

| CLKSEL | Clock multiplier mode | Clock source | Function |
|--------|-----------------------------------|-----------------------|---|
| 0 | x1 (either filter) or x2 to x8 | Crystal oscillator | Connect crystal between XIN and XOUT, or connect CMOS clock to XIN |
| 1 | Any | Differential clock | Connect differential clock source to CLK and CLKB |

Table 1: Input Clock Source Selection



When using the internal oscillator with an external crystal, or connecting a single-ended CMOS clock to XIN, the clock multiplier must be set to multiply modes x2 to x8 so that XIN is enabled. The operating speed of the internal crystal oscillator circuit is limited. See section 5.5.

The differential input clock pins CLK and CLKB are internally biased to have a common mode level equivalent to the voltage applied to pin VREF. When using either the internal oscillator or an external single ended clock connected to XIN, pins CLK and CLKB should be linked to CVSS.

If minimum jitter is required, then the differential clock should be used, with an amplitude sufficient to ensure that the specification for minimum slew rate is met. For a 250MHz clock this represents 0dBm, with higher amplitudes required for lower clock rates. A sine signal is recommended over a square wave to avoid unwanted harmonics.

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production





Figure 2 CLK In and Data CLK Timing

1.2.2 Clock Multiplier Modes

The clock multiplier can be set in one of eight modes. These take the form of two basic groups, either multiplier functioning or bypassed.

Multiplier Bypassed

With the multiplier in bypass mode, MUL[2:0] = 000, then the clock frequency applied at CLK In, (F_{IN}), will be the update frequency used by the DAC core, (F_{DAC}). The frequency available at Data CLK, (F_{DATA}), will be dependent on the interpolation filter settings. If no filters are selected, then $F_{DATA} = F_{DAC}$. If the x2 filter, slow or fast, is selected, then $F_{DATA} = F_{DAC}/2$. If x4 filtering is selected, then $F_{DATA} = F_{DAC}/4$. See Table 2.

Multiplier Enabled

With the multiplier enabled (modes x1 to x8, MUL[2:0] = 001 to 111), then the clock frequency at CLK In (F_{IN}) will be applied to the input of the clock multiplier (F_{MULIN}), and multiplied by the chosen clock multiplier setting. This will be the frequency available at Data CLK out, (F_{DATA}). The update frequency used by the DAC core, (F_{DAC}) will then depend on the interpolation filter settings. If no filters are selected, $F_{DAC} = F_{DATA}$. If the x2 filter, slow or fast, is selected, then $F_{DAC} = 2.F_{DATA}$. If x4 filtering is selected, then $F_{DAC} = 4.F_{DATA}$. Hence the DAC core sampling rate will be between $1.F_{IN}$ and $32.F_{IN}$. See Table 2.

Page 6 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

| Filter Mode | Multiplier Mode | | | | | | | | |
|----------------|------------------------|-------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|--|
| | Bypass | x1 | x2 | x3 | x4 | x5 | x6 | x8 | |
| x1 | $F_{DAC} = F_{IN}$ | $F_{DAC} = F_{IN}$ | $F_{DAC} = 2.F_{IN}$ | $F_{DAC} = 3.F_{IN}$ | $F_{DAC} = 4.F_{IN}$ | $F_{DAC} = 5.F_{IN}$ | $F_{DAC} = 6.F_{IN}$ | $F_{DAC} = 8.F_{IN}$ | |
| | $F_{DATA} = F_{DAC}$ | $F_{DATA} = F_{IN}$ | $F_{DATA} = 2.F_{IN}$ | F _{DATA} = 3.F _{IN} | $F_{DATA} = 4.F_{IN}$ | F _{DATA} = 5.F _{IN} | $F_{DATA} = 6.F_{IN}$ | F _{DATA} = 8.F _{IN} | |
| x2 | $F_{DAC} = F_{IN}$ | $F_{DAC} = 2.F_{IN}$ | $F_{DAC} = 4.F_{IN}$ | $F_{DAC} = 6.F_{IN}$ | $F_{DAC} = 8.F_{IN}$ | $F_{DAC} = 10.F_{IN}$ | $F_{DAC} = 12.F_{IN}$ | $F_{DAC} = 16.F_{IN}$ | |
| | $F_{DATA} = F_{DAC}/2$ | F _{DATA} = F _{IN} | $F_{DATA} = 2.F_{IN}$ | F _{DATA} = 3.F _{IN} | $F_{DATA} = 4.F_{IN}$ | F _{DATA} = 5.F _{IN} | $F_{DATA} = 6.F_{IN}$ | F _{DATA} = 8.F _{IN} | |
| x4 | $F_{DAC} = F_{IN}$ | $F_{DAC} = 4.F_{IN}$ | $F_{DAC} = 4.F_{IN}$ | $F_{DAC} = 12.F_{IN}$ | $F_{DAC} = 16.F_{IN}$ | $F_{DAC} = 20.F_{IN}$ | $F_{DAC} = 24.F_{IN}$ | $F_{DAC} = 32.F_{IN}$ | |
| | $F_{DATA} = F_{DAC}/4$ | F _{DATA} = F _{IN} | F _{DATA} = 2.F _{IN} | F _{DATA} = 3.F _{IN} | F _{DATA} = 4.F _{IN} | F _{DATA} = 5.F _{IN} | F _{DATA} = 6.F _{IN} | F _{DATA} = 8.F _{IN} | |

Table 2: Multiplier and Filter Mode to DAC Update Frequency Cross Reference Matrix

MB86060 16-bit Interpolating Digital to Analog Converter



 F_{DAC} and F_{DATA} must not exceed limits set in Section 5.5. When the clock multiplier is enabled (modes x1 to x8), F_{IN} (F_{MULIN}) must be within the operational input range of the clock multiplier. See Section 5.5.

| | MUL[2:0] |] | Clock Multiplier Mode | |
|---|----------|---|-----------------------|--|
| 2 | 2 1 0 | | | |
| 0 | 0 | 0 | Bypass | |
| 0 | 0 | 1 | x1 | |
| 0 | 1 | 0 | x2 | |
| 0 | 1 | 1 | x3 [†] | |
| 1 | 0 | 0 | x4 | |
| 1 | 0 | 1 | x5 [†] | |
| 1 | 1 | 0 | x6 | |
| 1 | 1 | 1 | x8 | |

Table 3: Clock Multiplier Configuration



[†] Clock Multiplier modes x3 and x5 are implemented with a multiply by 6 and divide by 2, and a multiply by 10 and divide by 2, respectively. Ensure that OSC[1:0] is set for the clock frequency produced by the x6 or x10 multiplication. F_{DAC} (max) will apply to the multiplication frequency.

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



The OSC[1:0] setting controls the delay response within the delay-lock-loop. Different settings are required to enable best jitter performance to be achieved and should be set according to the DAC clock rate being used.

| OSC[1:0] | | Modo | DAC Update Frequency (F _{DAC}) | | |
|----------|---|---------|--|---------|--|
| 1 | 0 | wode | Min. | Max. | |
| 0 | 0 | Fastest | 250 MHz | | |
| 0 | 1 | | 150 MHz | 250 MHz | |
| 1 | 0 | | 80 MHz | 150 MHz | |
| 1 | 1 | Slowest | | 80 MHz | |

Table 4: Clock Multiplier Oscillator Configuration

1.2.3 Multiple Device Clock Synchronisation

To allow multiple devices to be used with a common clock source, a clock synchronization function is included. This will ensure that the clock out to clock in phase relationship is maintained.

Multiplier Bypassed

With the clock multiplier bypassed, the input clock (CLK In) signal bypasses the clock multiplier block and connects directly to the clock divider. The divider generates clock out (Data CLK) depending upon the interpolation filter settings. The phase relationship between clock in and the divided clock out will vary between devices because the time taken for the divider to start up from power-up will vary, which will cause the dividers to start from different input clock edges.

Clock synchronisation can be achieved between multiple devices by applying a short *FULL-RESET* condition simultaneously during the positive half cycle of CLK In. This simultaneous reset will start the dividers in each device from a common state, hence synchronising the clock outputs upon the next input clock edge. The reset pulse must be shorter than one half of one CLK In cycle.

As such a short pulse may be difficult to produce, the input clock may be cleanly stopped for long enough to create a reset pulse. When the clock is restarted it is important to ensure that no glitches occur that may falsely trigger the clock input.

Multiplier Enabled

With the clock multiplier enabled, the input clock (CLK In) signal is routed through the multiplier block before connecting to the clock divider. The multiplier block maintains the phase relationship between clock in and clock out by producing a re-synchronization pulse from CLK In that sets the clock divider blocks back to a known state every CLK In cycle.

Page 8 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



1.2.4 Clock Out

A differential output clock (Data CLK) signal is available to act as a reference to clock data into the device. Data CLK is available on pins CKOUT and CKOUTB. These pins have a nominal output resistance of 25Ω each, and are designed to drive a bridged load to reduce the effect of package inductance. The output waveform will be a square wave.

The Data CLK output frequency (F_{DATA}) will always be matched to the sample rate of the input data bus D[15:0].

1.3 Interpolating Filters

The interpolating filters are configured as two cascaded, independently selectable low-pass stages. The first filter being slower with sharp roll-off, and the second faster but with relaxed roll-off. It is important to note that when the interpolation stages are not selected they are not clocked, significantly reducing the power consumption for either x2 or x1 modes, compared to x4.

| | Filter Configura | ation | Reduction in Q noise | | |
|---------|------------------------|------------------------|---------------------------|--------------------------|--|
| Mode | FILTF (Fast filter) | FILTS (Slow filter) | Noise Shaping disabled | Noise Shaping enabled | |
| x1 | 0 | 0 | N/A | N/A | |
| x2 slow | 0 | 1 | 3dB | 5dB | |
| x2 fast | 1 | 0 | 3dB | 5dB | |
| x4 | 1 | 1 | 6dB | 22dB | |

Further information on the interpolating filters, including frequency response, is given in Section 2.



1.4 Programmable Dither

Dither can be added to improve low-level performance and reduce effects due to nonlinearities within the DAC, and reducing DNL and glitch energy. The dither has programmable amplitude, see Table 6, and is high pass filtered to fall out of the pass band.

| Dither Setting | | | Dither Amplitude | | |
|----------------|-------|-------|---------------------------------------|---------------------------------------|--|
| DITH2 | DITH1 | DITH0 | rms | peak | |
| 0 | 0 | 0 | Disabled - no | dither added | |
| 0 | 0 | 1 | -33.6 dBFS (480 LSBs ₁₆) | -27.0 dBFS (1458 LSBs ₁₆) | |
| 0 | 1 | 0 | -27.6 dBFS (960 LSBs ₁₆) | -21.0 dBFS (2916 LSBs ₁₆) | |
| 0 | 1 | 1 | -21.6 dBFS (1920 LSBs ₁₆) | -15.0 dBFS (5832 LSBs ₁₆) | |
| 1 | 0 | 0 | -15.6 dBFS (3840 LSBs ₁₆) | -9.0 dBFS (11664 LSBs ₁₆) | |
| 1 | 0 | 1 | -9.6 dBFS (7680 LSBs ₁₆) | -3.0 dBFS (23328 LSBs ₁₆) | |
| 1 | 1 | 0 | Reserved for factory use only | | |
| 1 | 1 | 1 | Reserved for factory use only | | |

| Table | 6· | Programmable Dither |
|-------|----|---------------------|
| Table | υ. | r rogrammable Dimer |

The frequency characteristics of the added dither is illustrated in Section 3.

1.5 Noise Shaping

Second order noise shaping can be applied to interpolated data prior to being passed to the DAC core. When enabled this provides an additional reduction in quantisation noise to that gained through the use of interpolation filtering. For the x4 interpolation mode this improvement will be 16dB, equivalent to 2.7 bits.

1.6 Converter Architecture

The MB86060 interpolating DAC incorporates a number of novel design aspects that are subject to patent applications. Key to its operation are the current sources where segmented, common centroid, interleaved techniques for the most significant bits, as well as load matching ensure good linearity and low distortion to at least the 12-bit level. In the switch elements tracking capacitance is minimised to improve settling, while controlled rise and fall times improve SFDR performance. Finally the digital decoding uses a 3-dimensional addressing approach to minimise propagation delays from latch to element.

| - | | | |
|------|----|-------|--|
| Page | 10 | of 44 | |

Production



1.6.1 Segment Shuffling

The DAC core incorporates a proprietary segment shuffling capability which is provided to further improve linearity, and hence improve SFDR. This feature reduces any signal level dependent effects on linearity as the same code can be generated by the same number of MSB cells but taken from any quarter of the MSB segments. Segment shuffling can be selected to operate every 4, 8 or 16 updates of the DAC output using a random shuffle sequence between the four segments. Most performance improvement will be observed when the device is used in one of the interpolating modes. The effect of segment shuffling is to produce a spread noise spectrum, raising the overall noise floor, but reducing the distortion. For minimum distortion when generating low frequency signals, it is recommended that the shuffling clock rate is no more than 25MHz (F_{DAC} / Segment Shuffling setting). See Table 7. However, low shuffle clock rates give reduced spreading out of distortion components.

| Mode | SHUF1 | SHUF0 | Segment Shuffling | Note |
|------|-------|-------|--------------------------|---|
| 0 | 0 | 0 | Disabled | Lowest noise |
| 1 | 0 | 1 | Random - every 4 cycles | F _{DAC} ≤ 100 MSa/s |
| 2 | 1 | 0 | Random - every 8 cycles | $100 \le F_{DAC} \le 200 \text{ MSa/s}$ |
| 3 | 1 | 1 | Random - every 16 cycles | 200 ≤ F _{DAC} MSa/s |

Table 7: Segment Shuffling Control

1.6.2 Converter Overload

Within the front end digital processing there is no automatic protection against converter overload except for clipping at 12-bit FSD. Warning of 12-bit overload at the input to the DAC is indicated by a high logic level on the 'OVER' status pin. Conditions where care must be taken to avoid problems due to overload would include input signal level when high levels of dither is selected, and fast edge input data where inevitable overshoot in the digital filters occurs.

1.7 Voltage Reference

A 1.25V bandgap reference is provided on-chip, although this may be bypassed where an external reference is to be used. To use the internal bandgap reference pins BGAP and VREF should be linked via a 50Ω resistor, or smaller if better rejection of reference noise at low frequencies is required. VREF should be decoupled to Reference Ground (RVSS) with a 100nF capacitor. For maximum accuracy an external voltage reference is recommended

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production

Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented "as is", no license is granted by implication or otherwise.



1.8 Analog Output

The DAC output is a differential current type. A termination resistor should be used appropriate for the maximum allowable output swing. A power down control places the analog circuitry in a low power state, switching off the current output drive and reference circuitry. When power down mode is selected the device enters its reset state setting the input data code to +1/2 in 2's complement or 0 in unsigned binary. Note that neither IOUT or IOUTB can output zero current.

| Unsigned Binary | | | | | 2's Complement | | | | | |
|-----------------|---|--------------------------------------|--------------------------------------|-----------------------------------|---------------------|--------------------------------------|--------------------------------------|--|--|--|
| | Code | IOUT | IOUTB | Effective | Code | IOUT | IOUTB | | | |
| 65535 | 1111 1111 1111 1111 | 64 ¹⁰²³ / ₁₀₂₄ | 1 | +2047 ¹ / ₂ | 0111 1111 1111 1111 | 64 ¹⁰²³ / ₁₀₂₄ | 1 | | | |
| : | : | : | : | : | : | : | : | | | |
| 32769 | 1000 0000 0000 0001 | 33 ¹ / ₁₀₂₄ | 32 ¹⁰²² / ₁₀₂₄ | +1 ¹ / ₂ | 0000 0000 0000 0001 | 33 ¹ / ₁₀₂₄ | 32 ¹⁰²² / ₁₀₂₄ | | | |
| 32768 | 1000 0000 0000 0000 | 33 | 32 ¹⁰²³ / ₁₀₂₄ | + ¹ / ₂ | 0000 0000 0000 0000 | 33 | 32 ¹⁰²³ / ₁₀₂₄ | | | |
| 32767 | 0111 1111 1111 1111 | 32 ¹⁰²³ / ₁₀₂₄ | 33 | - ¹ / ₂ | 1111 1111 1111 1111 | 32 ¹⁰²³ / ₁₀₂₄ | 33 | | | |
| 32766 | 0111 1111 1111 1110 | 32 ¹⁰²² / ₁₀₂₄ | 33 ¹ / ₁₀₂₄ | -1 ¹ / ₂ | 1111 1111 1111 1110 | 32 ¹⁰²² / ₁₀₂₄ | 33 ¹ / ₁₀₂₄ | | | |
| : | : | : | : | : | : | : | : | | | |
| 0 | 0000 0000 0000 0000 | 1 | 64 ¹⁰²³ / ₁₀₂₄ | -2047 ¹ / ₂ | 1000 0000 0000 0000 | 1 | 64 ¹⁰²³ / ₁₀₂₄ | | | |
| | Output values are expressed as proportions of $I_{ref}/4$ | | | | | | | | | |

| Table 8: Full Scale Code Representation |
|---|
|---|

1.8.1 Analog Output Reference Resistor

From the voltage reference a control loop defines the current through an external resistor, Rref, where the current in the reference resistor is 4 times the internal segment current, and the full scale output current is defined as,

$$I_{OP} = \left(63\frac{63}{64}\right) \times \left(\frac{Vref}{4 \times Rref}\right) \approx 16 \cdot I_{ref}$$

therefore,

$$R_{ref} = \frac{16 \times V_{ref}}{I_{OP}}$$

e.g.Using a 1.25V V_{ref.}, to give a 20mA full scale output => R_{ref} = 1k $\!\Omega$

| Page | 12 of 44 | |
|------|----------|--|
| | | |

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented "as is", no license is granted by implication or otherwise.

1.8.2 Analog Output Scaling

Power savings can be made by reducing the full scale analog output current (I_{OP}) by increasing R_{ref} . However, to maintain the specified performance, I_{OP} should be set to 20mA, and the digital data should be pre-scaled to achieve full scale deflection at an output current lower than full scale (I_{OP}).

1.8.3 Analog Output Pins

The analog outputs, IOUT and IOUTB, are each connected to two pins to reduce output inductance. These pins should be directly connected together on the PCB.



Figure 3 CLK In to Analog Out Timing

1.9 Digital Data Interface

16-bit data is input through pins D[15:0]. D15 is the MSB. Data may be presented in either Unsigned Binary or 2's Complement format, depending upon the setting of the TWOC pin. See Table 9.

| тwoс | Digital Data Format |
|------|---------------------|
| 0 | Unsigned Binary |
| 1 | 2's Complement |

The Digital Data interface has CMOS inputs. The voltage levels of the input data must not exceed the specifications in section 5.2. Data from a 5V source must not be presented directly to the Digital Data Interface.

Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented "as is", no license is granted by implication or otherwise.

Production

Page 13 of 44

February 2009 Version 2.0 FME/MS/SFDAC1/DS/4250

FUjitsu

MB86060 16-bit Interpolating Digital to Analog Converter

1.9.1 Data Timing

Data should be clocked into the device with the rising edge of the Data CLK signal. The timing relationship between the rising edge of Data CLK and the setup and hold times for Data In, forms an 'eye' opening, within which data may be presented to the Digital Data Interface. If data is presented outside of this 'eye', significant distortion will occur. See Figure 4.



Figure 4 Data CLK to Data In Timing

1.10 Power Supplies

The MB86060 features separate power and ground supplies for digital data, digital control, analog, reference and clock circuits. A low jitter supply, free from data dependent signals is required by all power supply domains. The analog domain requires a supply with low clock and data noise.

All domains are all implemented using Fujitsu's Triple-Well extension to the standard CMOS process to provide the necessary electrical isolation. This isolation makes power supply sequencing unnecessary.

1.10.1 Substrate Connections

Connections to the analog, digital interface, and clock section substrates are provided. These pins would typically be directly connected to the main digital ground (VSS), so as to direct any noise that has been collected by the substrates away from the analog blocks.

1.10.2 **Power Dissipation**

The power dissipation, P_D , is dependant on specific operating conditions: supply voltage (V_{DD}), full scale output current (I_{OP}), DAC output update rate (F_{DAC}) and input data waveform. Equations for calculating power dissipation in certain conditions are given in section 5.3.

Depending on these factors, applications requiring high F_{DAC} frequencies and/or extended lifetime at ambient temperatures > 70°C may need additional cooling.

Page 14 of 44

Production

1.10.3 Pinout

The MB86060 features a performance enhanced pinout to gain the maximum performance from the PCB. Ground connection pins are provided adjacent to clock in, clock out and analog out pins to minimise the loop inductance of the return current path. All critical power supplies are paired on adjacent pins to minimise the decoupling loop inductance, and small value decoupling is provided on-chip. Discrete decoupling, typically 100nF, must be provided for each power supply pin pair. See Section 4.

1.11 Reset

A RESETB pin is provided, which when taken low allows the device to be reset and placed in a low power state. There is a two cycle latency requiring the device to be clocked in order to reset the device. On power up the device must be reset before it is operational. Multiple device clock synchronization (see section 1.2.3), and configuration changes require a device reset to be performed.

There are two reset modes available determined by the state of the TWOC pin. If TWOC is held low while RESETB is taken low then a *PARTIAL-RESET* is performed. This will reset and place in a low power state all sections of the device except the Clock Multiplier and Voltage Reference sections. If TWOC is held high while RESETB is taken low, a *FULL-RESET* is performed. This will reset and place in a low power state all sections of the device.

| TWOC | RESETB | Function | Sections Reset |
|------|--------|---------------|---|
| 0 | 1 > 0 | PARTIAL-RESET | All sections except Clock Multiplier and Voltage Reference |
| 1 | 1 > 0 | FULL-RESET | All sections |

Table 10: Reset Modes

Production

FUĴITSU

MB86060 16-bit Interpolating Digital to Analog Converter

2 Interpolating Filters

The integration of interpolating filters provides a number of benefits to the system implementation. In general, improved performance can be gained by using a higher DAC conversion rate effectively providing a higher level of oversampling from the generated signal. For the designer, the problem with this approach is generating the required high speed digital data, especially when considering high performance wide-band designs with up to 50MHz of signal. Integrating this processing on-chip with the DAC alleviates this problem for the designer.

Other benefits include a reduced effect due to the sinx/x roll-off due to the DAC S&H output stage, which for a conventional DAC represents -4dB at Nyquist, compared to only -0.22dB when operating in the x4 interpolating mode. Also the digital interpolation filters sharp cutoff and effective stop-band attentuation improves both in and out-of-band SFDR. This is illustrated in figure 5.



Figure 5 Benefits of Interpolating Filters

The MB86060 features four interpolation filter modes x1, x2(slow), x2(fast) and x4. x1 is as per a conventional DAC, and choosing between the remaining three modes would depend on the system requirements. x2(slow) may be advantageous to a system requiring the benefits of interpolation filtering but saving some power by not running the DAC core at full rate. x2(fast) gives access to the wider band, slower roll-off interpolation filter allowing wider band signals to be generated compared to the other modes, for example 74MHz (-0.1dB) for 200MSa/s data rate. x4 for the complete interpolation filter operation. These different modes are illustrated in Figure 6.

Page 16 of 44 Production Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH





Figure 6 Interpolating Filter Modes

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



x2 Slow Filter

Pass Band 0.43fs (-0.1dB) Stop Band -75dBFS from 0.59fs [note: Frequency axis normalised to input data rate]

x2 Fast Filter

Pass Band 0.74fs (-0.1dB) Stop Band -83dBFS from 1.54fs [note: Frequency axis normalised to input data rate for x4 interpolation mode. With only x2 Fast selected then the input data rate is normalised to 2.0 Frequency]



Figure 7 Slow & Fast Filter Characteristics

Combined Filters, x4 Mode

Pass Band 0.43fs (-0.1dB) Stop Band -75dBFS from 0.59fs -(excluding transition band at around 1.5fs)

[note: Frequency axis normalised to input data rate]



Figure 8 Combined Filter Characteristics

Page 18 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production

FUĴITSU

MB86060 16-bit Interpolating Digital to Analog Converter

3 Dither Frequency Spectrum

The use of dither in data converter applications is not uncommon, where improvements in low-level performance and reduced effects due to nonlinearities can be achieved. For dither to be used effectively both amplitude and frequency characteristics must be carefully considered. Obviously the dither amplitude should be larger than the nonlinearities to be masked, but levels significantly larger than this will ultimately limit available dynamic range for the wanted signal. Similar considerations should be made for the frequency characteristics, which in the MB86060 the dither is highpass filtered such that the majority of the energy is concentrated at Nyquist of the DAC output rate.

In many systems a simple calculation can be used to determine the maximum input signal level for a given dither amplitude, and in most applications this applies. However, in multi-tone systems such as discrete multi-tone (DMT) or multi-channel communication systems a more statistical approach may be adopted where the probability of converter overloads occurring is considered.

The frequency characteristics of the highpass filtered dither is shown in Figure 10.



Figure 10 Dither Frequency Characteristics

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production

Page 20 of 44

FUĴITSU

4 Application Notes

4.1 **Power & Ground Plane Regions**

The following guidelines are suggested to obtain the specified performance. Any departure from these recommendations should be investigated to confirm that performance in the application is acceptable.

The device should be used with a PCB utilizing a minimum of four layers for separate power and ground planes, manufactured with tolerances capable of producing exact impedance tracking. When using a four layer board critical analog signals should be routed on the external layer adjacent to the ground plane (typically layer 1). The power and ground planes should be split to isolate digital, clock and analog regions of the circuitry to prevent supply noise coupling from one to another. These separated regions should only be connected together at one place, a star point located underneath the device, which should also be used as a connection point to the PSU. These isolated regions should only extend across the PCB as far as necessary, and avoid other sections of the application circuit that could introduce noise. Signal regions such as the Analog Out and Clock In/Out can be separated from the remainder of the application circuit by introducing a transformer as an isolator.

The connection to the PSU should also be arranged as a star point, with all other sections of the application circuit joined at this point. Tracks to this point should be made as wide as possible, and if they are located in the ground plane layer, should be positioned under static pins. No connection to the supply tracks should be made midway. See figure 11.



Figure 11 Power Supply Distribution Through Star Points

The DVDD/DVSS and VDD/VSS pins can be connected to the same region, but normally the Digital supply and ground plane regions should be split further to isolate the Digital control and Digital data blocks. The Digital data region will normally extend into the application circuit, and as such will be subject to significant noise from the data source.

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production

Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented "as is", no license is granted by implication or otherwise.



Another significant reason for splitting the digital data ground plane from the main digital ground is that when using a remote data generator (e.g. a benchtop pattern or data generator) there is a tendency for noise to be injected on the data ground by the equipment. This is significant because the data rate is high, the data bus is wide, and it's correlation with the signal can cause spurious tones which degrade SFDR. The coupling mechanism is from the fast-slewing data inputs via the capacitance of the input pins/pads/protection diodes into the internal circuits. The transient currents through these parasitics can be several hundred milliamps. For this reason, it is recommended that this region is not connected to the device star point but to the PSU star point directly.

The data supplies are only used for the input section of the device, so noise in this region cannot couple into the DAC core. The digital supplies connect to the digital circuits (filters, noise shaper and ditherer) inside the DAC, including those inside the DAC core. The control inputs can use this supply because they toggle more slowly (if at all) and aren't correlated with the data. The analog sections (Analog, Clock and Reference) have separate supply connections as transition dependant currents from the digital sections will cause delay modulation in the clock path, and amplitude modulation in the analog output section.

Each supply should be decoupled, producing a low impedance shunt at high frequency. The Digital, Analog, Clock and Reference sections can be connected directly to the device star point, but preferably through a small inductor. If a fully split power (VDD) plane is not desired, then as a minimum only the ground plane need be split as described. However it is very important to isolate the I/O supply (DVDD) from all other supplies in some way, possibly feeding the supply through a low-R resistor or ferrite bead. This will help to filter out noise.

If the data (signal) and control lines are connected to the same device (e.g. an ASIC or FPGA), then generally this should have been designed to support separate supply and ground pins for the digital data bus. The ground plane at the generating device (ASIC or FPGA) then becomes the star point for the data, requiring cuts in the ground/supply planes on either side of the data bus, and looping under the DAC. The digital data decoupling at the DAC should also be inside this loop. This gives a "U" shaped cut in the planes with the open end at the data source (with decoupling) and the closed end at the DAC (with decoupling). All the data return currents will then be confined inside this "U", and so none of them can couple into the analog ground planes to degrade SFDR. It may be advisable to bury the digital data bus tracks on an internal layer, with data ground planes above, below and either side of the tracks (the ground layers connected together with a "picket fence" row of vias) to shield against RF radiation.

Figure 12 shows these principles applied to the ground plane of an application board. The pad on the left represents the PSU star point, and the pad in the center represents the device star point. These points could be realized with a via, so that the connection from the PSU out to other star points could be made on another layer if necessary. The positioning of the plane breaks are also shown. The breaks in the planes between each section should mark the boundary of that section. It is very important to ensure that there are no tracks crossing these boundaries, or any splits in the planes that tracks must cross, as this will create current loops within the plane itself.

The power supply track region is shown extending to the side of the device for reference purposes. If the PSU region is not required, then the region should be merged with the Digital region.

Page 22 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



Figure 12 Recommended Ground Plane Splits

4.2 **Power Supplies**

Only one clean low-impedance power supply is required. Power distribution should be organized as shown in Figure 11, with a main star point at the PSU supplying the data (DVDD/DVSS) block, with a secondary device star point supplying the Digital, Analog, Clock and Reference blocks. If this supply is used to supply any other circuits, they must not introduce any modulation onto the supply, or SFDR will be degraded.

If the impedance of the supply is not low enough to prevent modulation by the currents drawn by the data source, then a separate supply for the Data source should be used. If the Digital, Analog, Clock and Reference block supply is still not low enough impedance to prevent power supply modulation being introduced by the Digital block, then a further supply for the Analog block alone must be introduced.

Bulk decoupling of 100uF or more at the power supply star point is recommended to remove any low frequency ripple. Smaller value decoupling of around 10uF at the device star point is recommended to apply a low impedance shunt at high frequency. High quality, very low ESR capacitors such as solid aluminium types are recommended.

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



Power supply tracks should be kept as short and wide as possible. The ground and supply tracks should run adjacent to each other for as far as possible, whilst avoiding all signal tracks that may couple noise into the supply.

4.3 Decoupling

All supplies and references should be decoupled to the appropriate ground plane using surface mount 100nF capacitors, placed as close as possible to the device. For each pair of VDD/VSS pins it is recommended that the capacitor is located on the reverse of the PCB, immediately under the device, with vias to the supply and ground planes as close as physically possible to the device and capacitor. This layout minimizes the total length of track, including the plated through hole, and hence keeps loop inductance to a minimum. An example of the recommended layout, using 0603 format surface mount capacitors and a four layer PCB is illustrated in figure 13.



N.B. Not to scale. All vias connect to the appropriate Ground or Power plane.

Figure 13 Recommended Supply Decoupling Layout

| age | 24 | of | 44 | |
|-----|----|----|----|--|
| | | | | |

P

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

FUĴITSU

4.4 Input Data Interfacing

The data input interface is a 16-bit wide CMOS bus, operating at speeds up to 200MHz. As such this bus can radiate large amounts of RF radiation and generate substantial ground noise problems if it is routed for any distance across the PCB. In addition to following the PCB layout guidelines in section 4.1, it may be possible to minimise these problems by transmitting data across the PCB as LVDS, and only converting to CMOS locally to the DAC.

LVDS is a low-voltage differential signalling format that is becoming increasingly popular for data transmission, and as such is now well supported by the majority of programmable logic devices. It has a signal swing of 350mV, and a common mode level of 1.25V. As the signal is transmitted as a differential signal, immunity to noise pick-up is very high, radiation is minimal, and a direct ground connection is not required between transmitter and receiver.

Four 4-bit LVDS to CMOS receivers (available from a number of manufacturers) could be used to interface the MB86060's 16-bit data interface to an LVDS bus. Many receivers have a flow through pin-out design, with the power supply pins and CMOS data pins on one side, and the LVDS pins on the other side of the package. This design makes PCB ground plane layout especially easy as the data generator and DAC PCB regions can be kept some distance apart. The data generating device ground plane can extend to just under the LVDS pins on one side of the converters package (to maintain track impedance of 100Ω), but no further so as not to merge or connect to the DAC's CMOS ground plane on the other side. The CMOS data signal tracks from the converter to the DAC can now be limited to just a few tens of millimetres. The converters 3.3V supply would be connected to the DAC's DVDD/DVSS supply region. See figure 14.



Figure 14 Using LVDS to CMOS Converters

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



4.5 Analog Output

To provide a differential analog output which is both isolated form the analog ground plane, and which gives good common mode rejection, a two stage transformer circuit can be used. The recommended devices are Mini-Circuits (www.minicircuits.com) ADTT1-1, 1:1 transformer, and ADTL1-4-75 transmission line transformer. The primary of the ADTL1-4-75 is connected to IOUT and IOUTB, (terminated as shown in figure 15) and the secondary is connected to the ends of the secondary of the ADTT1-1. The center tapping of the secondary of the ADTT1-1 will be linked to the analog ground plane. The primary of the ADTT1-1 will be terminated as required by the application circuit. See figure 15.

For optimum performance the transformer should be positioned as close to the device as physically possible, and should be connected to the analog output pins IOUT and IOUTB with 50Ω tracks. The connections to the analog ground plane should be made through the same vias as the decoupling capacitors, which are shown in figure 13 as being on the outside of the device pad pattern, so that the track length and hence loop inductance can be kept to a minimum.



Figure 15 Analog Out Transformer Coupling

4.6 Clock Input

The reference input clock can be connected in a number of ways, depending on the clock source used. For optimum performance the MB86060 should have ground isolation from the source by the use of a coupling transformer.

The simplest method is to use the internal oscillator, with a crystal connected across XIN and XOUT. A $1M\Omega$ resistor should be connected in parallel with the crystal, and capacitors (typically 22pF, depending on crystal used) should be connected from both XIN and XOUT to the clock ground region. See figure 16a.

A single ended CMOS crystal oscillator can be used, connected to XIN. This source can be connected to the clock ground region as long as there are no other devices connected to the clock signal, i.e. the oscillator has a fan-out of one. See figure 16b.

Page 26 of 44

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information and circuit diagrams in this document are presented "as is", no license is granted by implication or otherwise.

If a common, system wide logic level clock source is to be used, this should be transformer coupled to remove common mode noise and isolate the clock ground region. The recommended 1:1 impedance transformer is a Mini-Circuits, ADT1-1. The secondary will be connected to the differential clock inputs CLK and CLKB, and terminated with a 100 Ω resistor. The PCB tracks to the device should be 50 Ω tracks. The primary of the transformer will be connected between the digital clock source and the digital clock source ground. A 100 Ω source resistor is used, and the PCB tracks to the clock source should be 100 Ω . See figure 16c.

For connection to a low noise RF source, a Balun transformer should be used. The recommended transformer is a Mini-Circuits ADTL1-4-75. The secondary terminals should be connected through a 100nF capacitor to the differential clock inputs CLK and CLKB. The clock inputs should be terminated with a 50 Ω resistor. The primary dot should be connected to the RF signal with a 50 Ω PCB track, and the other primary connection should be connected to RF ground. The primary ground may be connected to clock ground if necessary. See figure 16d. This configuration would allow for a RF signal level of between -6dBm and +24dBm, giving a differential signal level of up to 5V pk-pk at CLK and CLKB.



A: Using the internal crystal oscillator



B: Using a dedicated CMOS oscillator



C: Using a common system clock source



Figure 16 Clock Input Configurations

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



4.7 Clock Output

The data clock output is provided as a reference to clock the data into the device. As with the analog output and the reference input it is recommended that the data clock is isolated from the application circuit to remove common mode noise in the digital ground plane.

The output pins CKOUT and CKOUTB are designed to drive a bridged load to reduce the effect of package inductance, and each pin has a nominal output resistance of 25Ω .

A transformer can again be used, the recommended device being a Mini-Circuits ADT4-1WT. The ends of the secondary should be connected to CKOUT and CKOUTB through series 75Ω resistors, and 100Ω PCB tracks, and the centre tapping should be left not connected. The primary dot end should be connected to the wiper of a 100Ω variable resistor to provide an adjustable bias point for the output signal. The variable resistor should be placed across the supply and ground rails of the application circuit, and a 100nF capacitor placed from the wiper to application ground. (If the biasing is not required connect the primary dot to ground). The data clock is then present at the other end of the primary. A 50Ω PCB track should be used here. See figure 17.



Figure 17 Data Clock Out Transformer Coupling

4.8 Signal Routing

Where signals have to be tracked as differential pairs, attention should be paid to the routing and positioning of these tracks. Wherever possible, differential tracks should be routed parallel to each other, and kept as close together as possible for the maximum distance possible. The total length of each track in a differential pair should be equalised, and the same number of vias should always be used. Where differential tracks have to diverge to connect to component pins, the distance that the two tracks are routed separately should be equalised. See figure 18.

Where multiple routing layers are available, differential tracking should be kept on the same layer, rather than as a stacked pair on adjacent layers. (This may introduce more noise onto one track than the other due to each track being coupled to different ground planes). Where tracks are routed close to other signals or noise sources, sufficient separation should be maintained so as to not introduce significantly more distortion onto one track than the other. Particular attention should be paid to the positioning of through board vias, which may be exposed to noise from tracking on the layers they pass through. Switching tracking from one layer to another with vias should be avoided if possible, but where necessary the vias should be positioned close to each other, within the same plane region on all layers, and located so as to avoid potential sources of noise on all layers.

Careful attention should be paid to the positioning of signal tracking around plane splits. Signal tracks must never cross a ground or power plane split, as the return current (which tends to follow the signal track within the plane) will be forced to follow the plane split around to the star point or until it can find another way to couple back into the plane on the other side of the split. This can create large ground current loops within the planes that may interfere with other sections of the application.



A: Poor Differential Tracking Layout

B: Correct Differential Tracking Layout

Figure 18 Differential Tracking Examples

| Copyright © 2003-2009 | Fujitsu N | <i>Nicroelectronics</i> | Europe | GmbH |
|-----------------------|-----------|-------------------------|--------|------|
| | | | | - |

Production



5 Electrical Specifications

5.1 Absolute Maximum Ratings

| Baramatar | | Symbol | Ratings | | | Unite | |
|--|-------|-----------------|-----------------------|------------|----------------------|-------|--|
| Falameter | NOLES | Symbol | Min. | Тур. | Max. | Units | |
| Supply voltage | | V _{DD} | 3.0 | 3.3 | 3.6 | V | |
| Input Voltage | | V _{IL} | V _{ss} -0.2 | | V _{DD} +0.5 | V | |
| Output Voltage | 1 | Vo | V _{ss} - 1.0 | 0 | V _{DD} +0.5 | V | |
| Output Current | 2 | Ι _Ο | | 20 | 21 | mA | |
| Storage Temperature | | T _{ST} | -40 | 25 | +125 | °C | |
| T _{OP} (min) to T _{OP} (max), VDD = DVDD = RVDD = AVDD = CVDD = +3.3V, VSS = DVSS = RVSS = AVSS = CVSS = 0V, | | | | | | | |
| I_{FS} = 20mA, Differential Transformer coupled output, 50 Ω doubly terminated, unless | | | unless othe | rwise spec | cified. | | |
| 1. IOUT & IOUTB | | | | | | | |

2. For 1 second per pin (at max.)



CAUTION ELECTROSTATIC DISCHARGE SENSITIVE DEVICE

High electrostatic charges can accumulate in the human body and discharge without detection. Ensure proper ESD procedures are followed when handling this device.

Page 30 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



5.2 Digital Interface Specifications

| Devemeder | Notos | Symbol | | Unito | | | | |
|---|-------|---------------------|-----------------------|-------|-----------------------|-------|--|--|
| Farameter | Notes | | Min. | Тур. | Max. | Units | | |
| CMOS inputs | | | | | | | | |
| High-level input voltage | | V _{IH} | V _{DD} - 1.0 | | V _{DD} | V | | |
| Low-level input voltage | | V _{IL} | V _{SS} | | V _{SS} + 1.0 | V | | |
| High-level input current | | I _{IH} | -10 | | +10 | μA | | |
| Low-level input current | | I _{IL} | -10 | | +10 | μA | | |
| Input capacitance | | | | 5 | | pF | | |
| Setup time | | t _{datasu} | | 1.0 | | ns | | |
| Hold time | | t _{datah} | | 1.2 | | ns | | |
| CMOS outputs | | | | | | | | |
| High-level output voltage | | V _{OH} | V _{DD} - 0.4 | | V _{DD} | V | | |
| Low-level output voltage | | V _{OL} | V_{SS} | | $V_{SS} + 0.4$ | V | | |
| Reset timing | | | | | | | | |
| Setup time | | t _{rstsu} | | 1.0 | | ns | | |
| Hold time | | t _{rsth} | | 1.2 | | ns | | |
| Reset delay, analog out | | t _{rstdel} | | 1 | | μs | | |
| $T_{OP}(min) \text{ to } T_{OP}(max), \text{VDD} = \text{DVDD} = \text{RVDD} = \text{AVDD} = \text{CVDD} = +3.3\text{V}, \text{VSS} = \text{DVSS} = \text{RVSS} = \text{AVSS} = \text{CVSS} = 0\text{V},$ $I_{FS} = 20\text{mA}, \text{ Differential Transformer coupled output, } 50\Omega \text{ doubly terminated, unless otherwise specified.}$ | | | | | | | | |

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



5.3 DC Specifications

| Decomptor | | Cumhal | Ratings | | | l lucito |
|--|-------|------------------|---------|------|------|-------------------|
| Parameter | Notes | Symbol | Min. | Тур. | Max. | Units |
| DC Accuracy | | | | | | |
| Integral Non Linearity, (Shuffle Off) | | INL | | 10 | 20 | LSB ₁₆ |
| Differential Non Linearity | | DNL | | 5 | 10 | LSB ₁₆ |
| Analog output | | | | | | |
| Full scale output current | 1 | I _{OP} | 2 | 20 | 21 | mA |
| Output resistance | | | | 100 | | kΩ |
| Output capacitance | | | | 15 | | pF |
| Gain error | 2 | | -1 | | +1 | %FS |
| Output voltage (compliance) - Maximum | | | -1 | | +1 | V |
| Output voltage (compliance) - Best performance | | | -0.5 | | +0.5 | V |
| CLK In to Analog Out propagation delay | 3 | t _{pd} | | 6 | | ns |
| Output settling time (to 0.1%) | 4 | t _{st} | | 4 | | ns |
| Output rise time (10% to 90%) | 5 | | | 1.6 | | ns |
| Output fall time (90% to 10%) | 5 | | | 1 | | ns |
| Bandgap Reference | | | | | | |
| Reference voltage | | V _{BG} | 1.19 | 1.25 | 1.31 | V |
| Reference output current | | I _{BG} | 0 | | 100 | μA |
| Reference Input | | | | | | |
| Reference voltage | | V _{REF} | 1.19 | 1.25 | 1.31 | V |
| Reference input current | | I _{REF} | -1 | | +1 | μA |
| Power Supply | | | | | | |
| VDD, DVDD, RVDD, AVDD, CVDD | | | 3.0 | 3.3 | 3.6 | V |
| Power Dissipation Multiplier bypassed, shuffle and dither disabled | | | | | | |
| 100MSa/s input, x1 interpolation | 6 | PD | | 204 | | mW |
| 100MSa/s input, x2slow interpolation | 6 | PD | | 507 | | mW |
| 100MSa/s input, x4 interpolation | 6 | PD | | 867 | | mW |
| Power down current | | | | <1 | | mA |
| Ambient Temperature | | T _A | -40 | 25 | +85 | °C |
| Junction Temperature | | TJ | | | +110 | °C |

Page 32 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



T_{OP}(min) to T_{OP}(max), VDD = DVDD = RVDD = AVDD = CVDD = +3.3V, VSS = DVSS = RVSS = AVSS = CVSS = 0V,

- I_{FS} = 20mA, Differential Transformer coupled output, 50 Ω doubly terminated, unless otherwise specified
- 1. Distortion increases when I_{OP} decreases. Set to 20mA for optimum performance.
- 2. V_{REF} = 1.25V. See section 1.8.1
- 3. Propagation delay does not include the data pipeline delays. See section 2, figure 9.
- 4. Measured differentially. IOUT and IOUTB doubly terminated (25Ω load to AVSS).
- 5. Measured single-ended. IOUT and IOUTB doubly terminated (25Ω load to AVSS).
- 6. Nominal power dissipation
 - x1 mode $P_D = 99 + (105 \text{ per } 100\text{MSa/s}) \text{ (mW) approx.}$
 - x2 slow mode $P_D = 99 + (204 \text{ per } 100\text{MSa/s}) \text{ (mW)}$ approx.
 - x2 fast mode $P_D = 99 + (147 \text{ per } 100\text{MSa/s}) \text{ (mW)}$ approx.
 - x4 mode $P_D = 99 + (192 \text{ per } 100\text{MSa/s}) \text{ (mW) approx.}$
 - x4 mode and dither enabled $P_D = 99 + (245 \text{ per } 100\text{MSa/s}) \text{ (mW)}$ approx.

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



5.4 AC Specifications

| Demonstration | | Combal | Ratings | | | 11-21- |
|--|-------------------------|--------------------------|---------------------|----------|--------------|---------|
| Parameter | Notes | Symbol | Min. | Тур. | Max. | Units |
| Signal to Noise Ratio Range DC to 50MHz, F _{DAC} = 400 MHz, x4 Interpolation mode, | | SNR | | | | |
| 2MHz tone, Segment Shuffling - Off | | | | 90 | | dB |
| 2MHz tone, Segment Shuffling - On | | | | 80 | | aв |
| Range DC to 50MHz, F _{DAC} = 400 MHz, x4 Interpolation mode, Noise shaping enabled, Dither disabled | 1 | THD | | | | |
| 2MHz tone, Segment Shuffling - Off | | | | 80 | | dB |
| 2MHz tone, Segment Shuffling - On | | | | 90 | | dB |
| 20MHz tone, Segment Shuffling - Off | | | | 65 | | dB |
| 20MHz tone, Segment Shuffling - On | | | | 76 | | dB |
| Spurious Free Dynamic Range Single Tone at -1dBFS, F _{DAC} = 200MHz, range DC to 100MHz | | SFDR | | | | |
| 2MHz tone, Segment Shuffling - Off | | | | 83 | | dBc |
| 2MHz tone, Segment Shuffling - On | | | | 93 | | dBc |
| 15MHz tone, Segment Shuffling - Off | | | 65 | 70 | | dBc |
| 15MHz tone, Segment Shuffling - On | | | | 83 | | dBc |
| 4-tones at -15dBFS, F _{DAC} = 200MHz, range DC to 100MHz 19.1, 19.3, 19.7, & 19.9MHz tones, missing centre tone | | | | | | |
| Spurious tone at 19.5MHz, Segment Shuffling - Off | | | | 88 | | dBFS |
| Spurious tone at 19.5MHz, Segment Shuffling - On | | | | 95 | | dBFS |
| Spurious tones 17.5 - 21.5MHz, Segment Shuffling - Off | | | | 89 | | dBFS |
| Spurious tones 17.5 - 21.5MHz, Segment Shuffling - On | | | | 97 | | dBFS |
| Adjacent Channel Leakage Ratio 4MHz bandwidth, 5MHz channel spacing | | ACLR | | | | |
| 16MHz centre frequency, 64MSa/s, F _{DAC} =256MSa/s | | | | 80 | | dBc |
| 32MHz centre frequency, 128MSa/s, F _{DAC} =256MSa/s | | | | 74 | | dBc |
| $T_{OP}(min)$ to $T_{OP}(max)$, VDD = DVDD = RVDD = AVDD = CVDD = IFS = 20mA, Differential Transformer coupled output, 50 Ω doubly 1. Clock multiplier mode = '000' (bypassed) | = +3.3V, \ terminate | /SS = DVS d, unless o | S = RVS therwise | SS = AVS | S = CVS d | S = 0V, |

Spurious Free Dynamic Range (SFDR) is defined as the highest spurious product (harmonic or non-harmonically related) within a defined bandwidth while generating a test tone or tones (multi-tone test). SFDR varies with amplitude and frequency of the test tone(s) and should either be quoted as the difference between the tone and highest spurious component (dBc) or referenced to full scale (dBFS). In both cases the test tone amplitude and frequency should be quoted as well as the measurement bandwidth. The measurement bandwidth is typically regarded as DC to Nyquist (of the input data rate where interpolating modes are selected) but occasionally systems will specify an appropriate narrow band.

Adjacent Channel Power Ratio (ACPR) relates to the ratio of power in an adjacent band compared to that in a wanted transmit band, where channel bandwidth and channel spacing should be quoted.

Page 34 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



5.5 Clock Specifications

| Beremeter | Notoo Cumh | Symbol | Ratings | | | l luite |
|--|------------|--------------------|-----------|------------------|-----------|----------|
| Parameter | Notes | Symbol | Min. | Тур. | Max. | Units |
| Maximum DAC Conversion rate | 1 | F _{DAC} | | | | |
| VDD < 3.3V | | | 350 | 380 | | MSa/s |
| $VDD \ge 3.3V$ | | | 400 | 416 | | MSa/s |
| Clock multiplier operational range | | F _{MULIN} | | | | |
| Minimum input frequency | | | | 10 | | MHz |
| Maximum input frequency | | | | 85 | | MHz |
| Maximum input data rate, interpolation modes | | F _{DATA} | | | | |
| x4 interpolation | | | 100 | 104 | | MSa/s |
| x2 slow interpolation | | | 100 | 104 | | MSa/s |
| x2 fast interpolation | | | 200 | 208 | | MSa/s |
| x1 (no interpolation) | 2 | | 200 | 208 | | MSa/s |
| Clock in | | | | | | |
| Low time | | t _{LO} | 1 | | | ns |
| High time | | t _{HI} | 1 | | | ns |
| Slew rate for minimum wide-band jitter | | t _{SL} | 0.5 | | | V/ns |
| Common mode input voltage | 3 | V _{cm} | | V _{REF} | | V |
| Signal level (differential) | 4 | | 100 | | | mV |
| Clock out | | | | | | |
| CLK In to Data CLK delay | | t _{del} | | 7 | | ns |
| XIN to Data CLK delay | 5 | t _{delx} | | 7.2 | | ns |
| Crystal oscillator speed | | F _{xtal} | | | 40 | MHz |
| $T_{OP}(min)$ to $T_{OP}(max)$, VDD = DVDD = RVDD = AVD | D = CVDD | = +3.3V, VS | SS = DVSS | S = RVSS = | AVSS = CV | SS = 0V, |

 I_{FS} = 20mA, Differential Transformer coupled output, 50 Ω doubly terminated, unless otherwise specified

1. Assumes x2 fast or x4 interpolation mode is selected

2. Limited by CMOS digital I/O speed

3. Pins CLK and CLKB are internally biased to the voltage applied to pin VREF

4. Ensure that slew rate specifications are observed

5. CMOS clock signal applied to pin XIN. Clock multiplier in x2 mode

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



Typical Performance Characterisation Graphs 5.6



Single Tone Spurious Free Dynamic Range

Figure 19 Single Tone SFDR Performance

Multi-tone test, 4 tones, 200kHz channel spacing, missing centre tone

Figure 20 Multi-tone Performance

W-CDMA direct-IF channel generation example

4MHz channel, 5MHz channel spacing 16MHz channel centre frequency F_{DATA} = 64MSa/s, x4 Interpolation F_{DAC} = 256MSa/s

Figure 21 W-CDMA Carrier Direct-IF Generation

Page 36 of 44

Date:

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH



6 Pin Description

6.1 Pin Assignment



Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production

FUĴITSU

6.2 Pin Definition

Data Interface

| Pin Nos. | Pin Name | Input/ Output | Description |
|----------|----------|------------------|--|
| 60 | D0 | I | Input data bit 0 (LSB) [†] |
| 59 | D1 | I | Input data bit 1 [†] |
| 57 | D2 | Ι | Input data bit 2 |
| 56 | D3 | Ι | Input data bit 3 |
| 55 | D4 | I | Input data bit 4 |
| 54 | D5 | I | Input data bit 5 |
| 52 | D6 | I | Input data bit 6 |
| 51 | D7 | I | Input data bit 7 |
| 50 | D8 | I | Input data bit 8 |
| 49 | D9 | I | Input data bit 9 |
| 47 | D10 | I | Input data bit 10 |
| 46 | D11 | I | Input data bit 11 |
| 45 | D12 | I | Input data bit 12 |
| 44 | D13 | I | Input data bit 13 |
| 42 | D14 | I | Input data bit 14 |
| 41 | D15 | I | Input data bit 15 (MSB) |
| 43, 53 | DVDD | Power | Data interface supply, +3.3V. Decouple to DVSS |
| 48, 58 | DVSS | Power | Data interface ground, 0V |
| 31, 70 | DSUB | Power | Data interface substrate. Link to VSS |

† Connect unused LSB inputs to DVSS, e.g. D0 & D1 for 14-bit source data

Page 38 of 44

Production

Digital Control Interface

| Pin Nos. | Pin Name | Input/ Output | Description |
|----------------|----------|------------------|---|
| 61 | DITH0 | I | Programmable Dither control bit 0. See table 6 |
| 62 | DITH1 | I | Programmable Dither control bit 1. See table 6 |
| 63 | DITH2 | I | Programmable Dither control bit 2. See table 6 |
| 73 | FILTS | I | Slow Interpolation Filter control. See table 5 |
| 74 | FILTF | I | Fast Interpolation Filter control. See table 5 |
| 28 | NSHAPE | I | Noise shaper, '1' = enabled. See section 1.5 |
| 75 | SHUF0 | I | Segment Shuffling control bit 0. See table 7. |
| 76 | SHUF1 | I | Segment Shuffling control bit 1. See table 7. |
| 66 | TWOC | I | Input data format selection, '1' = 2's Complement |
| 71 | OVER | 0 | Digital overflow warning. '1' = overflow condition |
| 27 | CLKSEL | I | Clock Select. Differential clock ='1', Crystal clock via XIN = '0' |
| 3 | OSC0 | I | Delay line control bit 0. Internal pull-down resistor. See table 4. |
| 4 | OSC1 | I | Delay line control bit 1. Internal pull-down resistor. See table 4. |
| 38 | MUL2 | I | Clock multiplier mode control bit 2. See table 4. |
| 39 | MUL1 | I | Clock multiplier mode control bit 1. See table 4 |
| 40 | MUL0 | I | Clock multiplier mode control bit 0. See table 4 |
| 30 | LOCK | 0 | DLL locked indicator, '1' = locked |
| 26 | RESETB | I | Device reset, '0' = reset |
| 67 | N/C | - | No connection. Do not connect |
| 32, 36, 65, 69 | VDD | Power | Digital supply, +3.3V. Decouple to VSS |
| 33, 37, 64, 68 | VSS | Power | Digital ground, 0V |

Clock Interface

| Pin Nos. | Pin Name | Input/ Output | Description |
|------------|----------|------------------|---|
| 21 | CLKB | I | Differential input clock (CLK In), negative input. |
| 23 | CLK | I | Differential input clock (CLK In), positive input. |
| 34 | CKOUTB | 0 | Differential data output clock (Data CLK), negative output. |
| 35 | CKOUT | 0 | Differential data output clock (Data CLK), positive output. |
| 17 | XIN | I | Crystal / clock input. Connect to CVSS when not used |
| 18 | XOUT | 0 | Crystal oscillator circuit output |
| 19, 25 | CVDD | Power | Clock supply, +3.3V. Decouple to CVSS. |
| 20, 22, 24 | CVSS | Power | Clock ground, 0V |
| 29 | CSUB | - | Clock substrate. Link to VSS |

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production

FUJITSU



Analog Interface

| Pin Nos. | Pin Name | Input/ Output | Description |
|---------------|----------|------------------|--|
| 7,8 | IOUTB | 0 | DAC current output, negative output. Connect together. |
| 13,14 | IOUT | 0 | DAC current output, positive output. Connect together. |
| 5, 10, 11, 16 | AVDD | Power | Analog supply, +3.3V. Decouple to AVSS. |
| 6, 9, 12, 15 | AVSS | Power | Analog ground, 0V |
| 72 | ASUB | - | Analog substrate. Link to VSS |

Reference Interface

| Pin Nos. | Pin Name | Input/ Output | Description |
|----------|----------|------------------|---|
| 78 | BGAP | 0 | Bandgap reference. See section 1.7. |
| 79 | VREF | I | Voltage reference input. See section 1.7. |
| 80 | RREF | 0 | Output reference resistor. See section 1.8. |
| 2 | RVDD | Power | Reference supply, +3.3V. Decouple to RVSS. |
| 1, 77 | RVSS | Power | Reference ground, 0V |

Page 40 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

6.3 Package Data



6.3.1 Thermal Characteristics

• $\theta_{JA} = 40.4^{\circ}C/W, \ \theta_{JC} = 8^{\circ}C/W$

Figures assume mounting on a 4-layer pcb mounted in free air.

6.4 Ordering Information

The following reference should be used when ordering devices,

• MB86060PMCR-G-BNDE1

The device is RoHS-6 compliant, qualified to Moisture Sensitivity Level (MSL) 3 and a Peak Reflow temperature of 260°C.

Shipment is in plastic trays, each capable of holding 119 devices.

For further assistance please contact your sales representative.

```
Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH
```

Production

FUĴITSU

MB86060 16-bit Interpolating Digital to Analog Converter

7 Development Kit

A development kit is available for the MB86060 16-bit Interpolating DAC. The kit includes an evaluation board that enables simple and effective evaluation of the device.

The board provides a complete evaluation environment for the DAC. A transformer coupled differential output interface is provided to simplify integration into target applications and development environments. An RF clock source can be connected via the transformer coupled input, and 16-bit data via a 40-way IDC header or optionally (customer modification) SMA/SMB connectors.

The development kit includes,

- Evaluation board with MB86060 device fitted
- Spare MB86060 for customer development
- User Manual



For further assistance, including price and delivery of the development kit, please contact your sales representative.

7.1 Ordering Information

The following reference should be used when ordering the customer development kit,

• DK86060-3

Page 42 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

FUjitsu

Notes:

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH

Production



Worldwide Headquarters

Japan

USA

Asia

Tel: +81 3 5322 3347 Fax: +81 3 5322 3387 Fuiltsu Microelectronics Limited Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome Shinjuku-ku Tokyo 163-0722

Japan http://www.fujitsu.com/global/services/microelectronics/ Tel: +65 281 0770 Fax: +65 281 0220 Fujitsu Microelectronics Asia Pte Ltd 151 Lorong Chauan New Tech Park #05-08 Singapore 556741

Fujitsu Microelectronics Europe GmbH

http://www.fujitsu.com/sg/services/micro/semiconductor/

Europe

Tel: +49 6103 6900

| Tel: Fax: | +1 408 737 5600 +1 408 737 5999 | Fujitsu Microelectronics America, Inc. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94088-3470 USA |
|--------------|------------------------------------|---|
| Tali | . 1 000 000 0000 | Customer Deserves Costor |

Tel: +1 800 866 8608 Customer Response Center *Fax:* +1 408 737 5984 Mon-Fri: 7am-5pm (PST)

http://www.fujitsu.com/us/services/edevices/microelectronics/

http://www.fujitsu.com/emea/services/microelectronics

63225 Langen Germany

Fax: +49 6103 690122 Pittlerstrasse 47

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU MICROELECTRONICS sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU MICROELECTRONICS is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. No license is granted by implication or otherwise under any patent or patent rights of Fujitsu Microelectronics Europe GmbH.

FUJITSU MICROELECTRONICS semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU MICROELECTRONICS sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

FME/MS/SFDAC1/DS/4250 2.0

Page 44 of 44

Production

Copyright © 2003-2009 Fujitsu Microelectronics Europe GmbH