# 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers 


#### Abstract

General Description The MAX533 serial-input, voltage-output, 8-bit quad digital-to-analog converter (DAC) operates from a single +2.7 V to +3.6 V supply. Internal precision buffers swing rail to rail, and the reference input range includes both ground and the positive rail. The MAX533 features a $1 \mu \mathrm{~A}$ shutdown mode. The serial interface is double buffered: a 12-bit input shift register is followed by four 8 -bit buffer registers and four 8 -bit DAC registers. The 12 -bit serial word consists of eight data bits and four control bits (for DAC selection and special programming commands). Both the input and DAC registers can be updated independently or simultaneously with a single software command. Two additional asynchronous control pins, LDAC and $\overline{C L R}$, provide simultaneous updating or clearing of the input and DAC registers. The interface is compatible with SPI ${ }^{\text {TM }}$, QSPI $\left.\right|^{\text {TM }}$ (CPOL $=$ $\mathrm{CPHA}=0$ or CPOL $=\mathrm{CPHA}=1$ ), and Microwire ${ }^{\text {TM }}$. A buffered data output allows daisy chaining of serial devices. In addition to 16-pin DIP and CERDIP packages, the MAX533 is available in a 16 -pin QSOP that occupies the same area as an 8-pin SO.


## Applications

Digital Gain and Offset Adjustments
Programmable Attenuators
Programmable Current Sources
Portable Instruments
Pin Configuration


| Features |
| :--- |
| +2.7 V to +3.6 V Single-Supply Operation |
| Ultra-Low Supply Current: |
| 0.7 mA while Operating |
| $1 \mu \mathrm{~A}$ in Shutdown Mode |
| Ultra-Small 16-Pin QSOP Package |

- Ground to Vdd Reference Input Range
- Output Buffer Amplifiers Swing Rail to Rail
- 10MHz Serial Interface, Compatible with SPI, QSPI (CPOL $=\mathrm{CPHA}=0$ or CPOL $=\mathrm{CPHA}=1$ ), and Microwire
- Double-Buffered Registers for Synchronous Updating
- Serial Data Output for Daisy Chaining
- Power-On Reset Clears Serial Interface and Sets All Registers to Zero
- Software Shutdown
- Software-Programmable Logic Output
- Asynchronous Hardware Clear Resets All Internal Registers to Zero
$\qquad$

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MAX533ACPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 1$ |
| MAX533BCPE | $0^{\circ} \mathrm{C}$ t $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 2$ |
| MAX533ACEE | $0^{\circ} \mathrm{C}$ t $+70^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 1$ |
| MAX533BCEE | $0^{\circ} \mathrm{C}$ t $+70^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 2$ |
| MAX533BC/D | $0^{\circ} \mathrm{C}$ t $+70^{\circ} \mathrm{C}$ | Dice | $\pm 2$ |
| MAX533AEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 1$ |
| MAX533BEPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP | $\pm 2$ |
| MAX533AEEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 1$ |
| MAX533BEEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP | $\pm 2$ |
| MAX533AMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP** | $\pm 1$ |
| MAX533BMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP $*$ | $\pm 2$ |

${ }^{*}$ Dice are tested at $T_{A}=+25^{\circ} \mathrm{C}$.
**Contact factory for availability and processing to MIL-STD-883.

Functional Diagram appears at end of data sheet.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

## ABSOLUTE MAXIMUM RATINGS

| VDD to DGND | -0.3V, +6V |
| :---: | :---: |
| VDD to AGND. | -0.3V, +6V |
| Digital Input Voltage to DGND | .....-0.3V, +6V |
| Digital Output Voltage to DGND | .-0.3V, (VDD $+0.3 \mathrm{~V})$ |
| AGND to DGND | $\pm 0.3 \mathrm{~V}$ |
| REF | -0.3V, (VDD +0.3 V ) |
| OUT | -0.3V, VDD |
| Maximum Curren | ..... 50 mA |

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
Plastic DIP (derate $10.53 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ......... 842 mW QSOP (derate $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..................... 667 mW CERDIP (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .............. 800 mW Operating Temperature Ranges
MAX533_C_E.......................................................................... $40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MAX533_E_E $+85^{\circ} \mathrm{C}$ MAX533_E_E............................................... $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ MAX533 MJE ............................................. $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10sec) ............................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS
$\left(V_{D D}=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{R E F}=2.5 \mathrm{~V}, A G N D=D G N D=0 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |
| Resolution |  |  |  |  | 8 | Bits |
| Integral Nonlinearity (Note 1) | INL | MAX533A |  |  | $\pm 1$ | LSB |
|  |  | MAX533B |  |  | $\pm 2$ |  |
| Differential Nonlinearity (Note 1) | DNL | Guaranteed monotonic (all codes) |  |  | $\pm 1.0$ | LSB |
| Zero-Code Error | ZCE | Code = 00 hex |  |  | $\pm 20$ | mV |
| Zero-Code-Error Supply Rejection |  | Code $=00$ hex, V DD $=2.7 \mathrm{~V}$ to 3.6 V |  |  | 1 | LSB |
| Zero-Code Temperature Coefficient |  | Code = 00 hex | $\pm 10$ |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  | Code = FF hex |  |  | $\pm 30$ | mV |
| Full-Scale Error Supply Rejection |  | Code $=\mathrm{FF}$ hex, V DD $=2.7 \mathrm{~V}$ to 3.6 V |  |  | 1 | LSB |
| Full-Scale Temperature Coefficient |  | Code = FF hex | $\pm 10$ |  |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| REFERENCE INPUTS |  |  |  |  |  |  |
| Input Voltage Range |  |  | 0 |  | VDD | V |
| Input Resistance |  |  | 322 | 460 | 598 | $\mathrm{k} \Omega$ |
| Input Capacitance |  |  |  | 10 |  | pF |
| Channel-to-Channel Isolation |  | (Note 2) |  | -60 |  | dB |
| AC Feedthrough |  | (Note 3) |  | -70 |  | dB |
| DAC OUTPUTS |  |  |  |  |  |  |
| Output Voltage Range |  | $\mathrm{R}_{\mathrm{L}}$ = open | 0 |  | VREF | V |
| Load Regulation |  | Code $=$ FF hex, RL from $10 \mathrm{k} \Omega$ to $\infty$ |  |  | 0.25 | LSB |

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |
| Input Low Voltage | VIL |  |  |  | 0.3VDD | V |
| Input Current | IIN | VIN $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN | (Note 4) |  |  | 10 | pF |
| DIGITAL OUTPUTS |  |  |  |  |  |  |
| Output High Voltage | VOH | ISOURCE = TBDmA | VDD - 0.5 |  |  | V |
| Output Low Voltage | VOL | $\mathrm{ISINK}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Voltage-Output Slew Rate |  | CODE = FF hex |  | 0.6 |  | V/ $/ \mathrm{s}$ |
| Output Settling Time |  | To $1 / 2 \mathrm{LSB}$, from code 00 to code FF hex (Note 5) |  | 6 |  | $\mu \mathrm{s}$ |
| Digital Feedthrough and Crosstalk |  | VREF $=0 \mathrm{~V}$, code 00 to code FF hex (Note 6) |  | 5 |  | nV-s |
| Digital-to-Analog Glitch Impulse |  | Code 80 hex to code 7F hex |  | 50 |  | nV-s |
| Signal-to-Noise Plus Distortion Ratio | SINAD | $\begin{aligned} & \mathrm{V}_{\text {REF }}=2.5 \mathrm{Vp}-\mathrm{p} \text { at } 1 \mathrm{kHz}, \mathrm{~V} \mathrm{DD}=3 \mathrm{~V}, \\ & \text { code }=\mathrm{FF} \text { hex } \end{aligned}$ |  | -70 |  | dB |
|  |  | VREF $=2.5 \mathrm{Vp}-\mathrm{p}$ at 10 kHz |  | -62 |  |  |
| Multiplying Bandwidth |  | $\mathrm{V}_{\text {REF }}=0.5 \mathrm{Vp}-\mathrm{p}, 3 \mathrm{~dB}$ bandwidth |  | 380 |  | kHz |
| Wideband Amplifier Noise |  |  |  | 60 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| POWER SUPPLIES |  |  |  |  |  |  |
| Power-Supply Voltage | VDD |  | 2.7 |  | 3.6 | V |
| Supply Current | IDD | MAX533C/E |  | 0.68 | 1.3 | mA |
|  |  | MAX533M |  | 0.68 | 1.5 |  |
| Shutdown Current |  |  |  | 1 | 10 | $\mu \mathrm{A}$ |

## TIMING CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{DOUT}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Typical values are at $\mathrm{V}_{D D}=+3 \mathrm{~V}$ and $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD Rise to $\overline{\mathrm{CS}}$ Fall Setup Time (Note 4) | tVDCS | MAX533C/E |  |  | 50 | $\mu \mathrm{s}$ |
|  |  | MAX533M |  |  | 60 |  |
| LDAC Pulse Width Low | tldac | MAX533C/E | 40 | 20 |  | ns |
|  |  | MAX533M | 50 | 25 |  |  |
| $\overline{\mathrm{CS}}$ Rise to $\overline{\mathrm{LDAC}}$ Fall Setup Time (Note 7) | tCLL | MAX533C/E | 40 |  |  | ns |
|  |  | MAX533M | 50 |  |  |  |
| $\overline{\text { CLR }}$ Pulse Width Low | tcLW | MAX533C/E | 40 | 20 |  | ns |
|  |  | MAX533M | 50 | 25 |  |  |
| $\overline{\mathrm{CS}}$ Pulse Width High | tcsw | MAX533C/E | 90 |  |  | ns |
|  |  | MAX533M | 100 |  |  |  |

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

## $m$ TIMING CHARACTERISTICS (continued)

(n) $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{DOUT}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

๑ Typical values are at $\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL-INTERFACE TIMING |  |  |  |  |  |
| SCLK Clock Frequency (Note 8) | fCLK | MAX533C/E |  | 10 | MHz |
|  |  | MAX533M |  | 8.3 |  |
| SCLK Pulse Width High | tch | MAX533C/E | 40 |  | ns |
|  |  | MAX533M | 50 |  |  |
| SCLK Pulse Width Low | tcL | MAX533C/E | 40 |  | ns |
|  |  | MAX533M | 50 |  |  |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup Time | tcss | MAX533C/E | 40 |  | ns |
|  |  | MAX533M | 50 |  |  |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tcse |  | 0 |  | ns |
| DIN to SCLK Rise to Setup Time | tDs | MAX533C/E | 40 |  |  |
|  |  | MAX533M | 50 |  |  |
| DIN to SCLK Rise to Hold Time | tDH |  | 0 |  | ns |
| SCLK Rise to DOUT Valid Propagation Delay (Note 9) | tDO1 | MAX533C/E |  | 200 | ns |
|  |  | MAX533M |  | 230 |  |
| SCLK Fall to DOUT Valid Propagation Delay (Note 10) | tDO2 | MAX533C/E |  | 210 | ns |
|  |  | MAX533M |  | 250 |  |
| SCLK Rise to $\overline{\mathrm{CS}}$ Fall Delay | tcso | MAX533C/E | 40 |  | ns |
|  |  | MAX533M | 50 |  |  |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Setup Time | tcs1 | MAX533C/E | 40 |  | ns |
|  |  | MAX533M | 50 |  |  |

Note 1: INL and DNL are measured with RL referenced to ground. Nonlinearity is measured from the first code that is greater than or equal to the maximum offset specification to code FF hex (full scale). See DAC Linearity and Voltage Offset section.
Note 2: $\quad V_{\text {REF }}=2.5 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{kHz}$. Channel-to-channel isolation is measured by setting one DAC's code to FF hex and setting all other DAC's codes to 00 hex.
Note 3: $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{Vp}-\mathrm{p}, 10 \mathrm{kHz}$. DAC code $=00$ hex .
Note 4: Guaranteed by design, not production tested.
Note 5: Output settling time is measured from the $50 \%$ point of the rising edge of $\overline{C S}$ to $1 / 2 \mathrm{LSB}$ of Vout's final value.
Note 6: Digital crosstalk is defined as the glitch energy at any DAC output in response to a full-scale step change on any other DAC.
Note 7: If $\overline{\mathrm{LDAC}}$ is activated prior to $\overline{\mathrm{CS}}$ 's rising edge, it must stay low for tLDAC or longer after $\overline{\mathrm{CS}}$ goes high.
Note 8: When DOUT is not used. If DOUT is used, fCLK max is 4 MHz , due to the SCLK to DOUT propagation delay.
Note 9: Serial data clocked out at SCLK's rising edge (measured from $50 \%$ of the clock edge to $20 \%$ or $80 \%$ of $V_{D D}$ ).
Note 10: Serial data clocked out at SCLK's falling edge (measured from $50 \%$ of the clock edge to $20 \%$ or $80 \%$ of $V_{D D}$ ).

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers



### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers



# 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers 

Typical Operating Characteristics (continued)


| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | OUTB | DAC B Voltage Output |
| 2 | OUTA | DAC A Voltage Output |
| 3 | REF | Reference-Voltage Input |
| 4 | UPO | Software-Programmable Logic Output |
| 5 | PDE | Power-Down Enable. Must be high to enter software shutdown mode. |
| 6 | $\overline{\text { LDAC }}$ | Load DAC Input (active low). Driving this asynchronous input low (level sensitive) transfers the contents <br> of each input latch to its respective DAC latch. |
| 7 | $\overline{\text { CLR }}$ | Clear DAC Input (active low). Driving CLR low asynchronously clears the input and DAC registers, and <br> sets all DAC outputs to zero. |
| 8 | DOUT | Serial Data Output. Sinks and sources current. Data at DOUT can be clocked out on the rising or falling <br> edge of SCLK (Table 1). |
| 9 | $\overline{\text { CS }}$ | Chip-Select Input (active low). Data is shifted in and out when CS is low. Programming commands are <br> executed when $\overline{\text { CS }}$ returns high. |
| 10 | SCLK | Serial Clock Input. Data is clocked in on the rising edge and clocked out on the falling (default) or rising <br> edge (A0 = A1 = 1, see Table 1). |
| 11 | DIN | Serial Data Input. Data is clocked in on the rising edge of SCLK. <br> 12 |
| 13 | DGND | Digital Ground |
| 14 | VGD | Power Supply, +2.7V to +3.6V |
| 15 | OUTD | Analog Ground |
| 16 | OUTC | DAC D Voltage Output |

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers



Figure 1. 3-Wire Interface Timing


Figure 2. Detailed Serial-Interface Timing Diagram

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

## Detailed Description

Serial Interface
At power-on, the serial interface and all digital-toanalog converters (DACs) are cleared and set to code zero. The serial data output (DOUT) is set to transition on SCLK's falling edge.
The MAX533 communicates with microprocessors through a synchronous, full-duplex, 3 -wire interface (Figure 1). Data is sent MSB first and can be transmitted in one 4 -bit and one 8 -bit (byte) packet or in one 12-bit word. If a 16 -bit word is used, the first four bits are ignored. A 4 -wire interface adds a line for LDAC and allows asynchronous updating. The serial clock (SCLK) synchronizes the data transfer. Data is transmitted and received simultaneously.
Figure 2 shows the detailed serial-interface timing. Please note that the clock should be low if it is stopped between updates. DOUT does not go into a highimpedance state if the clock idles or $\overline{\mathrm{CS}}$ is high.
Serial data is clocked into the data registers in MSB-first format, with the address and configuration information preceding the actual DAC data. Data is clocked in on SCLK's rising edge while $\overline{C S}$ is low. Data at DOUT is clocked out 12 clock cycles later, either at SCLK's falling edge (default or mode 0 ) or rising edge (mode 1 ).
Chip select ( $\overline{\mathrm{CS}}$ ) must be low to enable the DAC. If $\overline{\mathrm{CS}}$ is high, the interface is disabled and DOUT remains unchanged. $\overline{\mathrm{CS}}$ must go low at least 40 ns before the first rising edge of the clock pulse to properly clock in the first bit. With $\overline{\mathrm{CS}}$ low, data is clocked into the MAX533's internal shift register on the rising edge of the external serial clock. Always clock in the full 12 bits because each time $\overline{\mathrm{CS}}$ goes high the bits currently in the input shift register are interpreted as a command. SCLK can be driven at rates up to 10 MHz .


## Serial Input Data Format and Control Codes

 The 12-bit serial input format shown in Figure 3 comprises two DAC address bits (A1, A0), two control bits (C1, C0), and eight bits of data (D7...D0).The 4-bit address/control code configures the DAC as shown in Table 1.

Load Input Register, DAC Registers Unchanged (Single Update Operation)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Addr | ess | 0 | 1 |  |  |  | 8-Bit |  |  |  |  |  |

( $\overline{\text { LDAC }}=\mathrm{H}$ )
When performing a single update operation, A1 and A0 select the respective input register. At the rising edge of CS, the selected input register is loaded with the current shift-register data. All DAC outputs remain unchanged. This preloads individual data in the input register without changing the DAC outputs.

Load Input and DAC Registers

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 1 | 1 | 8-Bit Data |  |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{H}$ )
This command directly loads the selected DAC register at $\overline{\mathrm{CS}}$ 's rising edge. A1 and A0 set the DAC address. Current shift-register data is placed in the selected input and DAC registers.
For example, to load all four DAC registers simultaneously with individual settings (DAC A $=0.5 \mathrm{~V}$, DAC $\mathrm{B}=1 \mathrm{~V}$, DAC $C=1.5 \mathrm{~V}$, and DAC $D=2 \mathrm{~V}$ ), four commands are required. First, perform three single input register update operations for DACs A, B, and C $(\mathrm{C} 1=0)$. The final command loads input register D and updates all four DAC registers from their respective input registers.

Software " $\overline{L D A C}$ " Command

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\mathrm{LDAC}}=1$ )
All DAC registers are updated with the contents of their respective input registers at $\overline{\mathrm{CS}}$ 's rising edge. With the exception of using $\overline{C S}$ to execute, this performs the same function as the asynchronous LDAC.

Figure 3. Serial Input Format

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

| 12-BIT SERIAL WORD |  |  |  |  | LDAC | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | A0 | C1 | C0 | D7........ ${ }^{\text {D0 }}$ |  |  |
| 0 | 0 | 0 | 1 | 8-bit DAC data | 1 | Load input register A; all DAC outputs unchanged. |
| 0 | 1 | 0 | 1 | 8 -bit DAC data | 1 | Load input register B; all DAC outputs unchanged. |
| 1 | 0 | 0 | 1 | 8 -bit DAC data | 1 | Load input register C; all DAC outputs unchanged. |
| 1 | 1 | 0 | 1 | 8 -bit DAC data | 1 | Load input register D; all DAC outputs unchanged. |
| 0 | 0 | 1 | 1 | 8-bit DAC data | 1 | Load input register A; all DAC outputs updated |
| 0 | 1 | 1 | 1 | 8 -bit DAC data | 1 | Load input register B; all DAC outputs updated |
| 1 | 0 | 1 | 1 | 8 -bit DAC data | 1 | Load input register C; all DAC outputs updated |
| 1 | 1 | 1 | 1 | 8 -bit DAC data | 1 | Load input register D; all DAC outputs updated. |
| 0 | 1 | 0 | 0 | XXXXXXXX | 1 | Software $\overline{\text { LDAC }}$ commands. Update all DACs from their respective input registers. Also bring the part out of shutdown mode. |
| 1 | 0 | 0 | 0 | 8-bit DAC data | X | Load all DACs with shift-register data. Also bring the part out of shutdown mode. |
| 1 | 1 | 0 | 0 | XXXXXXXX | X | Software shutdown (provided PDE is high) |
| 0 | 0 | 1 | 0 | XXXXXXXX | X | UPO goes low. |
| 0 | 1 | 1 | 0 | XXXXXXXX | X | UPO goes high. |
| 0 | 0 | 0 | 0 | XXXXXXXX | X | No operation (NOP); shift data in shift registers. |
| 1 | 1 | 1 | 0 | X X X X X X X | X | Set DOUT phase-SCLK rising (mode 1). DOUT clocked out on rising edge of SCLK. All DACs updated from their respective input registers. |
| 1 | 0 | 1 | 0 | X X X X X X X | X | Set DOUT phase-SCLK falling (mode 0). DOUT clocked out on falling edge of SCLK. All DACs updated from their respective registers (default). |

Load All DACs with Shift-Register Data

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 8-Bit Data |  |  |  |  |  |  |  |

( $\overline{\mathrm{LDAC}}=\mathrm{X}$ )
All four DAC registers are updated with shift-register data. This command allows all DACs to be set to any analog value within the reference range. This command can be used to substitute CLR if code 00 hex is programmed, which clears all DACs.

Software Shutdown

| A 1 | A 0 | C 1 | C 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\mathrm{LDAC}}=\mathrm{X}, \mathrm{PDE}=\mathrm{H}$ )
Shuts down all output buffer amplifiers, reducing supply current to $10 \mu \mathrm{~A}$ max.

User-Programmable Output (UPO)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | UPO <br> Output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | Low |
| 0 | 1 | 1 | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | High |

( $\overline{\mathrm{DAC}}=\mathrm{X}$ )
User-programmable logic output for controlling another device across an isolated interface. Example devices are gain control of an amplifier, a 4 mA to 20 mA amplifier, and a polarity output for a motor speed control.

No Operation (NOP)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\text { LDAC }}=X$ )
The NOP command (no operation) allows data to be shifted through the MAX533 shift register without affecting the input or DAC registers. This is useful in daisy chaining (also see the Daisy Chaining Devices section).

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

For this command, the data bits are "Don't Cares." As an example, three MAX533s are daisy chained (A, B, and $C$ ), and devices $A$ and $C$ need to be updated. The 36 -bit-wide command would consist of one 12-bit word for device C, followed by an NOP instruction for device B and a third 12-bit word with data for device A. At CS's rising edge, device $B$ will not change state.

Set DOUT Phase—SCLK Rising (Mode 1)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\mathrm{DDAC}}=\mathrm{x}$ )
Mode 1 resets the serial-output DOUT to transition at SCLK's rising edge. Once this command is issued, DOUT's phase is latched and will not change except on power-up or if the specific command to set the phase to falling edge is issued.
This command also loads all DAC registers with the contents of their respective input registers, and is identical to the "LDAC" command.

Set DOUT Phase-SCLK Falling (Mode 0, Default)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ |

( $\overline{\text { LDAC }}=x$ )
This command resets DOUT to transition at SCLK's falling edge. The same command also updates all DAC registers with the contents of their respective input registers, identical to the "LDAC" command.

LDAC Operation (Hardware) $\overline{\mathrm{LDAC}}$ is typically used in 4 -wire interfaces (Figure 7). This command is level sensitive, and it allows asynchronous hardware control of the DAC outputs. With LDAC low, the DAC registers are transparent, and any time an input register is updated, the DAC output immediately follows.

## Clear DACs with CLR

Strobing the $\overline{C L R}$ pin low causes an asynchronous clear of input and DAC registers and sets all DAC outputs to zero. Similar to the $\overline{\text { LDAC }}$ pin, $\overline{C L R}$ can be invoked at any time, typically when the device is not selected $(\overline{C S}=H)$. When the DAC data is all zeros, this function is equivalent to the "Update all DACs from Shift Registers" command.

## Serial Data Output

DOUT is the internal shift register's output. DOUT can be programmed to clock out data on SCLK's falling edge (mode 0 ) or rising edge (mode 1 ). In mode 0 , output data lags input data by 12.5 clock cycles, maintaining compatibility with Microwire and SPI. In mode 1, output data lags input data by 12 clock cycles. On power-up, DOUT defaults to mode 0 timing. DOUT never three-states; it always actively drives either high or low and remains unchanged when $\overline{\mathrm{CS}}$ is high.


Figure 4. Connections for Microwire


Figure 5. Connections for SPI/QSPI

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

The MAX533 is Microwire ${ }^{\text {TM }}$ and SPITM/QSPITM compatible. For SPI and QSPI, clear the CPOL and CPHA configuration bits (CPOL $=\mathrm{CPHA}=0$ ). The SPI/QSPI CPOL $=$ CPHA $=1$ configuration can also be used if the DOUT output is ignored.
The MAX533 can interface with Intel's 80C5X/80C3X family in mode 0 if the SCLK clock polarity is inverted. More universally, if a serial port is not available, three lines from one of the parallel ports can be used for bit manipulation.
Digital feedthrough at the voltage outputs is greatly minimized by operating the serial clock only to update the registers. Also see the Clock Feedthrough photo in the Typical Operating Characteristics section. The clock idle state is low.

## Daisy-Chaining Devices

Any number of MAX533s can be daisy-chained by connecting DOUT of one device to DIN of the following device in the chain. The NOP instruction (Table 1) allows data to be passed from DIN to DOUT without changing the input or DAC registers of the passing device. A 3 -wire interface updates daisy-chained or individual MAX533s simultaneously by bringing $\overline{\mathrm{CS}}$ high (Figure 6).

## Analog Section

## DAC Operation

The MAX533 uses a matrix decoding architecture for the DACs, which saves power in the overall system. The external reference voltage is divided down by a resistor string placed in a matrix fashion. Row and column decoders select the appropriate tab from the resistor string to provide the needed analog voltages. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output. Figure 8 shows a simplified diagram of the four DACs.

Reference Input The voltage at REF sets the full-scale output voltage for all four DACs. The $460 \mathrm{k} \Omega$ typical input impedance at REF is code independent. The output voltage for any DAC can be represented by a digitally programmable voltage source as follows:

$$
\text { VOUT = (NB x VREF) / } 256
$$

where NB is the numerical value of the DAC's binary input code.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.


Figure 6. Daisy-chained or individual MAX533s are simultaneously updated by bringing $\overline{C S}$ high. Only three wires are required.

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers



Figure 7. Multiple MAX533s sharing one DIN line. Simultaneously update by strobing $\overline{L D A C}$, or specifically update by enabling an individual $\overline{C S}$.

## Output Buffer Amplifiers

 All MAX533 voltage outputs are internally buffered by precision unity-gain followers that slew at about $0.6 \mathrm{~V} / \mu \mathrm{s}$. The outputs can swing from GND to VDD. With a 0 V to +2.5 V (or +2.5 V to 0 V ) output transition, the amplifier outputs will typically settle to $1 / 2 \mathrm{LSB}$ in $6 \mu \mathrm{~s}$ when loaded with $10 \mathrm{k} \Omega$ in parallel with 100 pF .The buffer amplifiers are stable with any combination of resistive ( $\geq 10 \mathrm{k} \Omega$ ) or capacitive loads.

## Applic ations Information

## DAC Linearity and Voltage Offset

The output buffer can have a negative input offset voltage that would normally drive the output negative, but since there is no negative supply the output stays at 0 V (Figure 9). When linearity is determined using the endpoint method, it is measured between zero code (all inputs 0 ) and full-scale code (all inputs 1) after offset and gain error are calibrated out. However, in singlesupply operation the next code after zero may not change the output (Figure 9), so the lowest code that produces a positive output is the lower endpoint.

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers

MAX533


Figure 8. DAC Simplified Circuit Diagram

## Power Sequencing

The voltage applied to REF should not exceed VDD at any time. If proper power sequencing is not possible, connect an external Schottky diode between REF and VDD to ensure compliance with the absolute maximum ratings. Do not apply signals to the digital inputs before the device is fully powered up.

## Power-Supply Bypassing

 and Ground ManagementConnect AGND and DGND together at the IC. This ground should then return to the highest-quality ground available. Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to $V_{D D}$ and DGND as possible.
Careful PC board layout minimizes crosstalk among DAC outputs and digital inputs. Figure 10 shows suggested circuit board layout to minimize crosstalk.

## Unipolar-Output,

Two-Quadrant Multiplication
In unipolar operation, the output voltages and the reference input are the same polarity. Figure 11 shows the MAX533 unipolar configuration, and Table 2 shows the unipolar code.


Figure 9. Effect of Negative Offset (Single Supply)

Table 2. Unipolar Code Table

| DAC CONTENTS |  | ANALOG <br> OUTPUT |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | $+\mathrm{V}_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 1000 | 0001 | $+\mathrm{V}_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{\mathrm{V}_{\text {REF }}}{2}$ |
| 1000 | 0000 | $+\mathrm{V}_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 0111 | 1111 | $+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 0000 | 0001 | 0 C |
| 0000 | 0000 |  |

Note: $1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REF }}\right)\left(2^{-8}\right)=+\mathrm{V}_{\text {REF }}\left(\frac{1}{256}\right)$

### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers



Figure 10. Suggested PC Board Layout for Minimizing Crosstalk (Bottom View)


Figure 11. Unipolar Output Circuit

Functional Diagram


### 2.7V, Low-Power, 8-Bit Quad DAC with Rail-to-Rail Output Buffers



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600
© 1996 Maxim Integrated Products
Printed USA
NIAXINI is a registered trademark of Maxim Integrated Products.

