

CMOS 8-Bit Buffered Multiplying DAC

AD7524

FEATURES

Microprocessor Compatible (6800, 8085, Z80, Etc.) TTL/CMOS Compatible Inputs On-Chip Data Latches Endpoint Linearity Low Power Consumption Monotonicity Guaranteed (Full Temperature Range) Latch Free (No Protection Schottky Required)

APPLICATIONS

Microprocessor Controlled Gain Circuits Microprocessor Controlled Attenuator Circuits Microprocessor Controlled Function Generation Precision AGC Circuits Bus Structured Instruments

GENERAL DESCRIPTION

The AD7524 is a low cost, 8-bit monolithic CMOS DAC designed for direct interface to most microprocessors.


Basically an 8-bit DAC with input latches, the AD7524's load cycle is similar to the "write" cycle of a random access memory. Using an advanced thin-film on CMOS fabrication process, the AD7524 provides accuracy to 1/8 LSB with a typical power dissipation of less than 10 milliwatts.

A newly improved design eliminates the protection Schottky previously required and guarantees TTL compatibility when using a +5 V supply. Loading speed has been increased for compatibility with most microprocessors.

Featuring operation from +5 V to +15 V, the AD7524 interfaces directly to most microprocessor buses or output ports.

Excellent multiplying characteristics (2- or 4-quadrant) make the AD7524 an ideal choice for many microprocessor controlled gain setting and signal control applications.

FUNCTIONAL BLOCK DIAGRAM



ORDERING GUIDE

Model ¹	Temperature Range	Nonlinearity (V _{DD} = +15 V)	Package Option ²
AD7524JN	-40°C to +85°C	±1/2 LSB	N-16
AD7524KN	-40°C to +85°C	±1/4 LSB	N-16
AD7524LN	-40°C to +85°C	±1/8 LSB	N-16
AD7524JP	-40°C to +85°C	±1/2 LSB	P-20A
AD7524KP	-40°C to +85°C	±1/4 LSB	P-20A
AD7524LP	-40°C to +85°C	±1/8 LSB	P-20A
AD7524JR	-40°C to +85°C	±1/2 LSB	R-16A
AD7524AQ	-40°C to +85°C	±1/2 LSB	Q-16
AD7524BQ	-40°C to +85°C	±1/4 LSB	Q-16
AD7524CQ	-40°C to +85°C	±1/8 LSB	Q-16
AD7524SQ	-55°C to +125°C	±1/2 LSB	Q-16
AD7524TQ	-55°C to +125°C	±1/4 LSB	Q-16
AD7524UQ	-55°C to +125°C	±1/8 LSB	Q-16
AD7524SE	–55°C to +125°C	±1/2 LSB	E-20A
AD7524TE	-55°C to +125°C	±1/4 LSB	E-20A
AD7524UE	–55°C to +125°C	±1/8 LSB	E-20A

NOTES

¹To order MIL-STD-883, Class B processed parts, add/883B to part number. Contact your local sales office for military data sheet. For U.S. Standard Military Drawing (SMD) see DESC drawing #5962-87700.

 ${}^{2}E$ = Leadless Ceramic Chip Carrier: N = Plastic DIP; P = Plastic Leaded Chip Carrier; Q = Cerdip; R = SOIC.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD7524—SPECIFICATIONS (V_{REF} = +10 V, V_{OUT1} = V_{OUT2} = 0 V, unless otherwise noted)

Parameter	$V_{DD} = +5 V$	$T_{A} = +25^{\circ}C$ $ V_{DD} = +15V$	Limit, $V_{DD} = 5 V$	$T_{\text{MIN}}, T_{\text{MAX}}^{1}$ $ V_{\text{DD}} = +15 \text{ V}$	Units	Test Conditions/Comments
			• • • • •			
STATIC PERFORMANCE	0	0	0	0	Dita	
Resolution	8	8	8	8	Bits	
Relative Accuracy	1/9	1/9	1/9	1/9	I CD	
J, A, S Versions	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	$\pm 1/2$	LSB max	
K, B, T Versions	$\pm 1/2$	$\pm 1/4$	$\pm 1/2$	$\pm 1/4$	LSB max	
L, C, U Versions	±1/2	±1/8	$\pm 1/2$	±1/8	LSB max	
Monotonicity	Guaranteed		Guaranteed	Guaranteed		
Gain Error ²	±2 1/2	±1 1/4	±3 1/2	±1 1/2	LSB max	
Average Gain TC ³	± 40	±10	± 40	±10	ppm/°C	Gain TC Measured from +25°C to
						T_{MIN} or from +25°C to T_{MAX}
DC Supply Rejection, $^{3} \Delta Gain / \Delta V_{DD}$	0.08	0.02	0.16	0.04	% FSR/% max	$\Delta V_{DD} = \pm 10\%$
	0.002	0.001	0.01	0.005	% FSR/% typ	
Output Leakage Current					51	
I_{OUT1} (Pin 1)	±50	±50	± 400	±200	nA max	DB0-DB7 = 0 V; \overline{WR} , \overline{CS} = 0 V; V_{REF} = ±10 V
I_{OUT2} (Pin 2)	±50	±50	± 400	±200	nA max	DB0-DB7 = V_{DD} ; \overline{WR} , \overline{CS} = 0 V; V_{REF} = ±10 V
	1.00		100	1200	In a max	DD0 DD7 = VDD, WR, C0 = 0 V, VREF = 10 V
DYNAMIC PERFORMANCE						
Output Current Settling Time ³						
(to 1/2 LSB)	400	250	500	350	ns max	OUT1 Load = 100 Ω , C _{EXT} = 13 pF; WR, CS =
						0 V ; DB0–DB7 = 0 V to V_{DD} to 0 V .
AC Feedthrough ³						
at OUT1	0.25	0.25	0.5	0.5	% FSR max	$V_{REF} = \pm 10$ V, 100 kHz Sine Wave; DB0–DB7 =
at OUT2	0.25	0.25	0.5	0.5	% FSR max	$0 \text{ V}; \overline{\text{WR}}, \overline{\text{CS}} = 0 \text{ V}$
REFERENCE INPUT	-	-	-	-	10.1	
R_{IN} (Pin 15 to GND) ⁴	5	5	5	5	$k\Omega$ min	
	20	20	20	20	kΩ max	
ANALOG OUTPUTS						
Output Capacitance ³						
C _{OUT1} (Pin 1)	120	120	120	120	pF max	DB0–DB7 = V_{DD} ; \overline{WR} , \overline{CS} = 0 V
C_{OUT2} (Pin 2)	30	30	30	30	pF max	BB0 BB1 = V BD, with $C0 = 0.0$
	30	30	30	30		DB0-DB7 = 0 V; \overline{WR} , \overline{CS} = 0 V
C_{OUT1} (Pin 1)					pF max	DD0-DD7 = 0 V; WK, CS = 0 V
C _{OUT2} (Pin 2)	120	120	120	120	pF max	
DIGITAL INPUTS						
Input HIGH Voltage Requirement						
VIH	+2.4	+13.5	+2.4	+13.5	V min	
Input LOW Voltage Requirement						
V _{IL}	+0.8	+1.5	+0.5	+1.5	V max	
Input Current	10.0	1.5	10.0	11.0	V IIIdA	
	±1	±1	±10	±10		$V_{IN} = 0 V \text{ or } V_{DD}$
I _{IN}	± 1	⊥ 1	10	±10	μA max	$\mathbf{v}_{\rm IN} = 0 \mathbf{v} 0 \mathbf{I} \mathbf{v}_{\rm DD}$
Input Capacitance ³	-	-	~	-		N ON
DB0-DB7	5	5	5	5	pF max	$V_{\rm IN} = 0 V$
$\overline{WR}, \overline{CS}$	20	20	20	20	pF max	$V_{IN} = 0 V$
SWITCHING CHARACTERISTICS						
Chip Select to Write Setup Time ⁵						See Timing Diagram
t _{CS}						$t_{WR} = t_{CS}$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	
AD7524S, T, U	170	100	240	150	ns min	
Chip Select to Write Hold Time	110	100	210	100		
t _{CH} All Grades	0	0	0	0	no min	
	0	0	0	0	ns min	
Write Pulse Width						
t _{wr}	1.00			100		$t_{CS} \ge t_{WR}, t_{CH} \ge 0$
AD7524J, K, L, A, B, C	170	100	220	130	ns min	
AD7524S, T, U	170	100	240	150	ns min	
Data Setup Time						
t _{DS}						
AD7524J, K, L, A, B, C	135	60	170	80	ns min	
AD7524S, T, U	135	60	170	100	ns min	
Data Hold Time	1.00		1			
t _{DH} All Grades	10	10	10	10	ns min	
	10	10	10	10		
POWER SUPPLY						
I _{DD}	1	2	2	2	mA max	All Digital Inputs V _{IL} or V _{IH}
	100	100	500	500	μA max	All Digital Inputs 0 V or V _{DD}

NOTES

NOTES ¹Temperature ranges as follows: J, K, L versions: -40°C to +85°C A, B, C versions: -40°C to +85°C S, T, U versions: -55°C to +125°C ²Gain error is measured using internal feedback resistor. Full-Scale Range (FSR) = V_{REF}. ³Guaranteed not tested. ⁴DAC thin-film resistor temperature coefficient is approximately -300 ppm/°C. ⁵AC parameter, sample tested @ +25°C to ensure conformance to specification. Specifications subject to change without notice

Specifications subject to change without notice.

-2-

AD7524

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted})$

V_{DD} to GND $\hfill \text{O}$
V_{RFB} to GND $\ldots \ldots \pm 25~V$
V_{REF} to GND $\ldots \ldots \pm 25~V$
Digital Input Voltage to GND $\dots -0.3$ V to V _{DD} +0.3 V
OUT1, OUT2 to GND $\dots -0.3$ V to V _{DD} +0.3 V

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7524 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!
North 1
ESD SENSITIVE DEVICE

TERMINOLOGY

RELATIVE ACCURACY: A measure of the deviation from a straight line through the end points of the DAC transfer function. Normally expressed as a percentage of full scale range. For the AD7524 DAC, this holds true over the entire V_{REF} range.

RESOLUTION: Value of the LSB. For example, a unipolar converter with n bits has a resolution of (2^{-n}) (V_{REF}). A bipolar converter of n bits has a resolution of $[2^{-(n-1)}]$ [V_{REF}]. Resolution in no way implies linearity.

GAIN ERROR: Gain Error is a measure of the output error between an ideal DAC and the actual device output. It is measured with all 1s in the DAC after offset error has been adjusted out and is expressed in LSBs. Gain Error is adjustable to zero with an external potentiometer.

Lead Temperature (Soldering, 10 secs) +300°C

Power Dissipation (Any Package)

Operating Temperature

FEEDTHROUGH ERROR: Error caused by capacitive coupling from V_{REF} to output with all switches OFF.

OUTPUT CAPACITANCE: Capacity from OUT1 and OUT2 terminals to ground.

OUTPUT LEAKAGE CURRENT: Current which appears on OUT1 terminal with all digital inputs LOW or on OUT2 terminal when all inputs are HIGH. This is an error current which contributes an offset voltage at the amplifier output.

PIN CONFIGURATIONS

DIP, SOIC PLCC LCCC 0UT2 5 L 0UT2 OUTI NC V_{REF} Ŷ R_{FB} VREF OUT1 16 RFEEDBACK 3 2 1 20 19 20 OUT2 15 VREF GND 3 14 VDD 18 VDC GND GND 18 VDD 13 DB7 (MSB) 4 WR WB AD7524 DB7 (MSB) 17 WR AD7524 OB7 (MSB) TOP VIEW (Not to Scale) 12 \overline{cs} 16 NC DB6 5 AD7524 NC (TOP VIEW (Not to Scale 16 NC NC TOP VIEW 15 25 DB6 DB5 6 11 DB0 (LSB) (Not to Scale 15 cs DB6 7 14 DB0 (LSB) DB5 10 DB1 DB4 7 14 DB0 (LSB) DB5 8 9 DB2 DB3 8 10 11 12 13 9 10 11 12 13 DB4 DB3 DB3 DB2 DB1 DB1 NC = NO CONNECT

AD7524

CIRCUIT DESCRIPTION CIRCUIT INFORMATION

The AD7524, an 8-bit multiplying D/A converter, consists of a highly stable thin film R-2R ladder and eight N-channel current switches on a monolithic chip. Most applications require the addition of only an output operational amplifier and a voltage or current reference.

The simplified D/A circuit is shown in Figure 1. An inverted R-2R ladder structure is used—that is, the binarily weighted currents are switched between the OUT1 and OUT2 bus lines, thus maintaining a constant current in each ladder leg independent of the switch state.




Figure 1. Functional Diagram

EQUIVALENT CIRCUIT ANALYSIS

The equivalent circuit for all digital inputs LOW is shown in Figures 2. In Figure 2 with all digital inputs LOW, the reference current is switched to OUT2. The current source $I_{LEAKAGE}$ is composed of surface and junction leakages to the substrate

while the $\frac{1}{256}$ current source represents a constant 1-bit cur-

rent drain through the termination resistor on the R-2R ladder. The "ON" capacitance of the output N-channel switches is 120 pF, as shown on the OUT2 terminal. The "OFF" switch capacitance is 30 pF, as shown on the OUT1 terminal. Analysis of the circuit for all digital inputs high is similar to Figure 2 however, the "ON" switches are now on terminal OUT1, hence the 120 pF appears at that terminal.




Figure 2. AD7524 DAC Equivalent Circuit—All Digital Inputs Low

INTERFACE LOGIC INFORMATION MODE SELECTION

AD7524 mode selection is controlled by the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ inputs.

WRITE MODE

When \overline{CS} and \overline{WR} are both LOW, the AD7524 is in the WRITE mode, and the AD7524 analog output responds to data activity at the DB0–DB7 data bus inputs. In this mode, the AD7524 acts like a nonlatched input D/A converter.


HOLD MODE

When either $\overline{\text{CS}}$ or $\overline{\text{WR}}$ is HIGH, the AD7524 is in the HOLD mode. The AD7524 analog output holds the value corresponding to the last digital input present at DB0–DB7 prior to $\overline{\text{WR}}$ or $\overline{\text{CS}}$ assuming the HIGH state.

CS	WR	Mode	DAC Response
L	L	Write	DAC responds to data bus (DB0-DB7) inputs.
Н	Х	Hold	Data bus (DB0–DB7) is Locked Out:
x	Н	Hold	DAC holds last data present when \overline{WR} or \overline{CS} assumed HIGH state.

L = Low State, H = High State, X = Don't Care.

WRITE CYCLE TIMING DIAGRAM



 $\label{eq:Figure 3. Supply Current vs. Logic Level} Typical plots of supply current, I_{DD}, versus logic input voltage, V_{IN}, for V_{DD} = +5 V and V_{DD} = +15 V are shown above.$

AD7524

ANALOG CIRCUIT CONNECTIONS




Figure 4. Unipolar Binary Operation (2-Quadrant Multiplication)



Digital Input MSB LSB	Analog Output
1111 1111	-V _{REF} (255/256)
1000 0001	–V _{REF} (129/256)
1000 0000	$-V_{REF}$ (128/256) = $-V_{REF}/2$
0111 1111	–V _{REF} (127/256)
0000 0001	–V _{REF} (1/256)
0000 0000	$-V_{\text{REF}}$ (0/256) = 0

Note: 1 LSB = $(2^{-8})(V_{REF}) = 1/256 (V_{REF})$

MICROPROCESSOR INTERFACE




Figure 6. AD7524/8085A Interface




Figure 5. Bipolar (4-Quadrant) Operation

Table II. Bipolar (Offset Binary) Code Table

Digital Input MSB LSB	Analog Output
1111 1111	+V _{REF} (127/128)
1000 0001	$+V_{\text{REF}}(1/128)$
1000 0000	0
0111 1111	-V _{REF} (1/128)
0000 0001	$-V_{\text{REF}}$ (127/128)
0000 0000	$-V_{REF}$ (128/128)

Note: 1 LSB = $(2^{-7})(V_{REF}) = 1/128 (V_{REF})$




Figure 7. AD7524/MC6800 Interface

POWER GENERATION





Figure 8.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



20-Terminal Ceramic Leadless Chip Carrier

<u>8</u>

0.0099 (0.25)

0.0075 (0.19)

0.0500 (1.27)

0.0160 (0.41)

t *** *** -

SEATING 0.0500 PLANE BSC

0.0192 (0.49)

0.0138 (0.35)

C542e-5-11/86