

### **General Description**

The DS4125, DS4150, DS4155, DS4156, DS4160, DS4250, DS4300, DS4311, DS4312, DS4622, and DS4776 ceramic surface-mount crystal oscillators are part of Maxim's DS4-XO series of crystal oscillators. These devices offer output frequencies at 125MHz, 155.52MHz, 156.25MHz, 160MHz, 311.04MHz, 312.5MHz, 622.08MHz, and 77.76MHz. The clock oscillators are suited for systems with tight tolerances because of the jitter, phase noise, and stability performance. The small package provides a format made for applications where PCB space is critical.

These clock oscillators are crystal based and use a fundamental crystal with PLL technology to provide the final output frequencies. Each device is offered with LVDS or LVPECL output types. The output enable pin is active-high logic.

These clock oscillators have very low phase jitter and phase noise. Typical phase jitter is <  $0.7ps_{RMS}$  from 12kHz to 20MHz. The devices are designed to operate with a 3.3V ±5% supply voltage, and are available in a 5.0mm x 3.2mm x 1.49mm, 10-pin LCCC surface-mount ceramic package.

#### **Applications**

InfiniBand BPON/GPON Ethernet 10GbE SONET/SDH

Pin Configuration and Selector Guide appear at end of data sheet.

#### **Features**

- ♦ < 0.7ps<sub>RMS</sub> from 12kHz to 20MHz Jitter
- LVDS or LVPECL Output Types
- ♦ 3.3V Operating Voltage
- 5.0mm x 3.2mm x 1.49mm, 10-Pin LCCC Ceramic Package
- ♦ -40°C to +85°C Operating Temperature Range
- Lead-Free/RoHS Compliant

#### **\_Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
<b>DS4125</b> D+	-40°C to +85°C	10 LCCC
DS4125P+	-40°C to +85°C	10 LCCC
DS4150D+	-40°C to +85°C	10 LCCC
DS4150P+	-40°C to +85°C	10 LCCC
<b>DS4155</b> D+	-40°C to +85°C	10 LCCC
DS4155P+	-40°C to +85°C	10 LCCC
DS4156D+	-40°C to +85°C	10 LCCC
DS4156P+	-40°C to +85°C	10 LCCC
<b>DS4160</b> D+	-40°C to +85°C	10 LCCC
DS4160P+	-40°C to +85°C	10 LCCC
<b>DS4250</b> D+	-40°C to +85°C	10 LCCC
DS4250P+	-40°C to +85°C	10 LCCC
<b>DS4300</b> D+	-40°C to +85°C	10 LCCC
DS4300P+	-40°C to +85°C	10 LCCC

+Denotes a lead(Pb)-free/RoHS-compliant package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.

**Typical Operating Circuits** 

Ordering Information continued at end of data sheet.

#### Vcc OUTP Vcc OUTP 0 1 u F /VI/IXI/VI /VI/IXI/VI 50**O** DS4125-DS4776 DS4125-DS4776 PECL\_BIAS 100Ω V<sub>CC</sub> - 2.0V 0E 0E GND OUTN GND OUTN LVDS OPTION LVPECL OPTION

### M/X/M

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

#### ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V <sub>CC</sub> )	0.3V, +4V
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C

Storage Temperature Range ......55°C to +85°C Soldering Temperature Profile (3 passes max of reflow) ......Refer to the IPC/JEDEC

J-STD-020 Specification.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = 3.135V to 3.465V, T<sub>A</sub> =  $-40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Operating Voltage Range	V <sub>CC</sub>	(Note 1)	3.135	3.3	3.465	V
	ICC_D	LVDS, output loaded or unloaded		52	75	
Operating Current	ICC_PU	LVPECL, output unloaded		49	70	mA
	ICC_PI	LVPECL, output load 50 $\Omega$ at V <sub>CC</sub> - 2.0V		74	100	1
Output Frequency	fout			fNOM		MHz
Oscillator Startup Time	<b>t</b> STARTUP	(Note 2)			50	ms
Frequency Stability	$\Delta$ ftotal	Over temperature range, aging, load, supply, and initial tolerance (Note 3)	-50	fNOM	+50	ppm
Frequency Stability Over Temperature with Initial Tolerance	$\Delta f_{TEMP}$	V <sub>CC</sub> = 3.3V	-35		+35	ppm
Initial Tolerance	$\Delta f_{\sf INITIAL}$	$V_{CC} = 3.3V, T_A = +25^{\circ}C$		±20		ppm
Frequency Change Due to $\Delta V_{CC}$	$\Delta f_{VCC}$	$V_{CC} = 3.3V \pm 5\%$	-3		+3	ppm/V
Frequency Change Due to Load Variation	$\Delta f_{LOAD}$	±10% variation in termination resistance		±1		ppm
Aging (15 Years)	$\Delta f_{AGING}$		-7		+7	ppm
		Integrated phase RMS; 12kHz to 5MHz, $V_{CC} = 3.3V$ , $T_A = +25^{\circ}C$		0.7		
Jitter	JRMS	Integrated phase RMS; 12kHz to 20MHz, $V_{CC} = 3.3V$ , $T_A = +25^{\circ}C$		0.7		ps
		Integrated phase RMS; 12kHz to 80MHz, $V_{CC} = 3.3V$ , $T_A = +25^{\circ}C$		1.0		
Input-Voltage High (OE)	VIH	(Note 1)	0.7 x V <sub>CC</sub>		V <sub>CC</sub>	V
Input-Voltage Low (OE)	V <sub>IL</sub>	(Note 1)	0		0.3 x V <sub>CC</sub>	V
Input Leakage (OE)	ILEAK	$GND \le OE \le V_{CC}$	-50		+5.0	μA

#### ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = 3.135V to 3.465V, T<sub>A</sub> =  $-40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LVDS						
Output High Voltage	Vohlvdso	100 $\Omega$ differential load (Note 1)			1.475	V
Output Low Voltage	Vollvdso	100 $\Omega$ differential load (Note 1)	0.925			V
Differential Output Voltage	Vodlvdsol	100 $\Omega$ differential load	250		425	mV
Output Common-Mode Voltage Variation	VLVDSOCOM	100 $\Omega$ differential load			150	mV
Change in Differential Magnitude or Complementary Inputs		100 $\Omega$ differential load			25	mV
Offset Output Voltage	Vofflvdso	100 $\Omega$ differential load (Note 1)	1.125		1.275	V
Differential Output Impedance	Rolvdso		80		140	Ω
Output Current	LVSSLVDSO	OUTN or OUTP shorted to ground and measure the current in the shorting path			40	mA
	LLVDSO	OUTN or OUTP shorted together		6.5		
Output Rise Time (Differential)	trlvds0	20% to 80%		175		ps
Output Fall Time (Differential)	tFLVDSO	80% to 20%		175		ps
Duty Cycle	DCYCLE_LVDS		45		55	%
Propagation Delay from OE Going LOW to Logical 1 at OUTP	tPA1				200	ns
Propagation Delay from OE Going HIGH to Output Active	tP1A				200	ns
LVPECL	•		•			
Output High Voltage	V <sub>OH</sub>	Output connected to 50 $\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	V <sub>CC</sub> - 1.085		V <sub>CC</sub> - 0.88	V
Output Low Voltage	V <sub>OL</sub>	Output connected to 50 $\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	V <sub>CC</sub> - 1.825		V <sub>CC</sub> - 1.62	V
Differential Voltage	VDIFF_PECL	Output connected to 50 $\Omega$ at PECL_BIAS at V <sub>CC</sub> - 2.0V	0.595	0.710		V
Rise Time	tR-PECL			200		ps
Fall Time	tF-PECL			200		ps
Duty Cycle	DCYCLE_PECL		45		55	%
Propagation Delay from OE Going LOW to Output High Impedance	t <sub>PAZ</sub>				200	ns
Propagation Delay from OE Going HIGH to Output Active	tpza				200	ns

Note 1: All voltages referenced to ground.


**Note 2:** AC parameters are guaranteed by design and not production tested.

**Note 3:** Frequency stability is calculated as:  $\Delta f_{TOTAL} = \Delta f_{TEMP} + \Delta f_{VCC} \times (3.3 \times 5\%) + \Delta f_{LOAD} + \Delta f_{AGING}$ .

far -	SINGLE-SIDEBAND PHASE NOISE AT f <sub>O</sub> = f <sub>NOM</sub> (dBc/Hz)							
f <sub>M</sub> = 77.76MHz	125.00MHz	155.52MHz	156.25MHz	160.00MHz	311.04MHz	312.5MHz	622.08MHz	
10Hz	-60	-70	-70	-70	-70	-65	-65	-60
100Hz	-95	-100	-100	-100	-100	-95	-95	-90
1kHz	-122	-120	-120	-120	-120	-113	-113	-107
10kHz	-126	-120	-120	-120	-120	-113	-113	-107
100kHz	-131	-125	-125	-125	-125	-118	-118	-113
1MHz	-143	-142	-142	-142	-142	-137	-137	-131
10MHz	-149	-149	-149	-149	-149	-149	-149	-147
20MHz	-153	-153	-153	-153	-153	-153	-153	-150


### SINGLE-SIDEBAND PHASE NOISE AT fo = f<sub>NOM</sub>

(V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C, unless otherwise noted.)



### **Typical Operating Characteristics**

#### OPERATING CURRENT (DS4155) vs. OPERATING VOLTAGE



#### **Pin Description**

PIN	NAME	FUNCTION	
1	OE	Active-High Output Enable. Has an internal pullup $100k\Omega$ resistor.	
2, 7–10	N.C.	Connection. Must be floated.	
3	GND	Ground	
4	OUTP	Positive Output for LVPECL or LVDS	
5	OUTN	Negative Output for LVPECL or LVDS	
6	Vcc	Supply Voltage	
_	EP	Exposed Paddle. Do not connect this pad or place exposed metal under the pad.	

4




Figure 1. Functional Diagram

#### **Detailed Description**

The devices consist of a fundamental-mode, AT-cut crystal and a synthesizer IC that can synthesize any one of these frequencies: 77.76MHz, 125MHz, 150MHz, 155.52MHz, 156.25MHz, 160MHz, 250MHz, 300MHz, 311.04MHz, 312.5MHz, and 622.08MHz.

All devices support two types of differential output drivers: LVDS and LVPECL. When the OE signal is low,

LVPECL outputs go to the PECL\_BIAS level of V<sub>CC</sub> - 2.0V, while the LVDS outputs are a logical one. See Figures 2 and 3 for an LVDS and LVPECL output timing diagram.

#### Additional Information

For more available frequencies, refer to the DS4106 data sheet at <u>www.maxim-ic.com/DS4106</u>.




Figure 2. LVDS Output Timing Diagram When OE Is Enabled and Disabled




Figure 3. LVPECL Output Timing Diagram When OE Is Enabled and Disabled



DS4125-DS4776

0
Ň
T
4
<b>U</b>
LO .
S
(À

### \_Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE
<b>DS4311</b> D+	-40°C to +85°C	10 LCCC
DS4311P+	-40°C to +85°C	10 LCCC
<b>DS4312</b> D+	-40°C to +85°C	10 LCCC
DS4312P+	-40°C to +85°C	10 LCCC
<b>DS4622</b> D+	-40°C to +85°C	10 LCCC
DS4622P+	-40°C to +85°C	10 LCCC
<b>DS4776</b> D+	-40°C to +85°C	10 LCCC
DS4776P+	-40°C to +85°C	10 LCCC

+Denotes a lead(Pb)-free/RoHS-compliant package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.

#### **Chip Information**

SUBSTRATE CONNECTED TO GROUND PROCESS: BIPOLAR SiGe


### **Thermal Information**

THETA-JA (°C/W)
90

### \_Selector Guide

PART	FREQUENCY (NOM) (MHz)	FREQUENCY STABILITY (ppm)	ΟυΤΡυΤ ΤΥΡΕ	TOP MARK
<b>DS4125</b> D+	125.00	±50	LVDS	25D
DS4125P+	125.00	±50	LVPECL	25P
<b>DS4150</b> D+	150.00	±50	LVDS	50D
DS4150P+	150.00	±50	LVPECL	50P
<b>DS4155</b> D+	155.52	±50	LVDS	55D
DS4155P+	155.52	±50	LVPECL	55P
<b>DS4156</b> D+	156.25	±50	LVDS	56D
DS4156P+	156.25	±50	LVPECL	56P
<b>DS4160</b> D+	160.00	±50	LVDS	60D
DS4160P+	160.00	±50	LVPECL	60P
<b>DS4250</b> D+	250.00	±50	LVDS	T5D
DS4250P+	250.00	±50	LVPECL	T5P
<b>DS4300</b> D+	300.00	±50	LVDS	30D
DS4300P+	300.00	±50	LVPECL	30P
<b>DS4311</b> D+	311.04	±50	LVDS	31D
DS4311P+	311.04	±50	LVPECL	31P
DS4312D+	312.50	±50	LVDS	32D
DS4312P+	312.50	±50	LVPECL	32P
DS4622D+	622.08	±50	LVDS	62D
DS4622P+	622.08	±50	LVPECL	62P
<b>DS4776</b> D+	77.76	±50	LVDS	76D
DS4776P+	77.76	±50	LVPECL	76P

+Denotes a lead(Pb)-free/RoHS-compliant package. The lead finish is JESD97 category e4 (Au over Ni) and is compatible with both lead-based and lead-free soldering processes.



### **Pin Configuration**

### \_Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
10 LCCC	L1053+H2	<u>21-0389</u>



#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/07	Initial release.	_
		Added DS4150, DS4250, DS4300.	All
1	3/08	Removed $\Delta f_{\text{INITIAL}}$ from the frequency stability calculation in Note 3.	3
		In the <i>Pin Description</i> , changed the EP description to indicate that it should not be connected and to avoid placing exposed metal under the pad location.	4
2	6/08	Removed future status from the DS4150, DS4250, and DS4300.	1, 6

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

8

DS4125-DS4776

© 2008 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.