# **3.3/5V ECL Differential Phase-Frequency Detector**

#### Description

The MC100LVEL40 is a three state phase frequency-detector intended for phase-locked loop applications which require a minimum amount of phase and frequency difference at lock. Advanced design significantly reduces the dead zone of the detector. For proper operation, the input edge rate of the R and V inputs should be less than 5 ns. The device is designed to work with a 3.3 V power supply.

When the reference (R) and the feedback (FB) inputs are unequal in frequency and/or phase the differential up (U) and down (D) outputs will provide pulse streams which when subtracted and integrated provide an error voltage for control of a VCO.

The V<sub>BB</sub> pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V<sub>BB</sub> as a switching reference voltage. V<sub>BB</sub> may also rebias AC coupled inputs. When used, decouple V<sub>BB</sub> and V<sub>CC</sub> via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used, V<sub>BB</sub> should be left open.


For application information, refer to AND8040/D, "Phase Lock Loop Operation."

The 100 Series Contains Temperature Compensation

#### Features

- 250 MHz Typical Bandwidth
- PECL Mode Operating Range: V<sub>CC</sub> = 3.0 V to 5.5 V with V<sub>EE</sub> = 0 V
- NECL Mode Operating Range:
  V<sub>CC</sub> = 0 V with V<sub>EE</sub> = -3.0 V to -5.5 V
- Internal Input Pulldown Resistor
- Pb-Free Packages are Available\*





| Α  | = Assembly Location |
|----|---------------------|
| WL | = Wafer Lot         |
| YY | = Year              |
| WW | = Work Week         |
| G  | = Pb-Free Package   |
|    |                     |


\*For additional marking information, refer to Application Note AND8002/D.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

© Semiconductor Components Industries, LLC, 2006 November, 2006 – Rev. 8




Warning: All V<sub>CC</sub>, V<sub>CCO</sub>, and V<sub>EE</sub> pins must be externally connected to Power Supply to guarantee proper operation.

Figure 1. 20-Lead Pinout (Top View)

| Tabla | 4  |             | DESCRIPTION |
|-------|----|-------------|-------------|
| Table | ۰. | <b>FIIN</b> | DESCRIPTION |

| PIN                                | FUNCTION                          |
|------------------------------------|-----------------------------------|
| U, Ū                               | ECL Up Differential Outputs       |
| D, D                               | ECL Down Differential Outputs     |
| FB, FB                             | ECL Feedback Differential Inputs  |
| R, R                               | ECL Reference Differential Inputs |
| V <sub>BB</sub>                    | Reference Voltage Output          |
| V <sub>CC</sub> , V <sub>CCO</sub> | Positive Supply                   |
| V <sub>EE</sub>                    | Negative Supply                   |
| NC                                 | No Connect                        |



#### Figure 2. Logic Diagram

#### **Table 2. ATTRIBUTES**

| Characte   | Value                  |             |            |  |
|--|------------------------|-------------|------------|--|
| ESD Protection   | Human Body Model       | > 2 kV      |            |  |
| Moisture Sensitivity (Note 1)                          | Pb Pkg                 | Pb-Free Pkg |            |  |
|  | SOIC-20                | Level 1     | Level 3    |  |
| Flammability Rating                                    | Oxygen Index: 28 to 34 | UL 94 V-0   | @ 0.125 in |  |
| Transistor Count                                       | 356 D                  | evices      |            |  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |                        |             |            |  |

1. For additional information, see Application Note AND8003/D.

#### **Table 3. MAXIMUM RATINGS**

| Symbol               | Parameter  | Condition 1                                    | Condition 2        | Rating            | Unit         |
|----------------------|--|--|--------------------|-------------------|--------------|
| V <sub>CC</sub>      | PECL Mode Power Supply                             | V <sub>EE</sub> = 0 V                          |                    | 8 to 0            | V            |
| $V_{EE}$             | NECL Mode Power Supply                             | $V_{CC} = 0 V$                                 |                    | -8 to 0           | V            |
| VI                   | PECL Mode Input Voltage<br>NECL Mode Input Voltage | V <sub>EE</sub> = 0 V<br>V <sub>CC</sub> = 0 V |                    | 6 to 0<br>–6 to 0 | V<br>V       |
| l <sub>out</sub>     | Output Current                                     | Continuous<br>Surge                            |                    | 50<br>100         | mA<br>mA     |
| I <sub>BB</sub>      | V <sub>BB</sub> Sink/Source                        |  |                    | ± 0.5             | mA           |
| T <sub>A</sub>       | Operating Temperature Range                        |  |                    | -40 to +85        | °C           |
| T <sub>stg</sub>     | Storage Temperature Range                          |  |                    | -65 to +150       | °C           |
| $\theta_{JA}$        | Thermal Resistance (Junction-to-Ambient)           | 0 lfpm<br>500 lfpm                             | SOIC-20<br>SOIC-20 | 90<br>306         | °C/W<br>°C/W |
| $\theta_{\text{JC}}$ | Thermal Resistance (Junction-to-Case)              | Standard Board                                 | SOIC-20            | 30 to 35          | °C/W         |
| T <sub>sol</sub>     | Wave Solder Pb<br>Pb-Free                          |  |                    | 265<br>265        | °C           |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

|                 |  |             | -40°C |            |             | 25°C |            |             | 85°C |            |          |
|-----------------|--|-------------|-------|------------|-------------|------|------------|-------------|------|------------|----------|
| Symbol          | Characteristic   | Min         | Тур   | Max        | Min         | Тур  | Max        | Min         | Тур  | Max        | Unit     |
| I <sub>EE</sub> | Power Supply Current   |             | 38    | 45         |             | 38   | 47         |             | 38   | 47         | mA       |
| V <sub>OH</sub> | Output HIGH Voltage (Note 3)   | 2215        | 2295  | 2420       | 2275        | 2345 | 2420       | 2275        | 2345 | 2420       | mV       |
| V <sub>OL</sub> | Output LOW Voltage (Note 3)  | 1470        | 1605  | 1745       | 1490        | 1595 | 1380       | 1490        | 1595 | 1680       | mV       |
| V <sub>IH</sub> | Input HIGH Voltage (Single-Ended)  |             |       | 2420       | 2135        |      | 2420       | 2135        |      | 2420       | mV       |
| V <sub>IL</sub> | Input LOW Voltage (Single-Ended)   |             |       | 1825       | 1490        |      | 1825       | 1490        |      | 1825       | mV       |
| V <sub>BB</sub> | Output Voltage Reference   | 1.92        |       | 2.04       | 1.92        |      | 2.04       | 1.92        |      | 2.04       | V        |
| VIHCMR          | Input HIGH Voltage Common Mode<br>Range (Note 7)<br>Vpp < 500 mV<br>Vpp ≧ 500 mV |             |       | 3.3<br>3.3 | 1.2<br>1.4  |      | 3.3<br>3.3 | 1.2<br>1.4  |      | 3.3<br>3.3 | V<br>V   |
| I <sub>IH</sub> | Input HIGH Current   |             |       | 150        |             |      | 150        |             |      | 150        | μA       |
| I <sub>IL</sub> | Input LOW Current Others<br>R, FB  | 0.5<br>-300 |       |            | 0.5<br>-300 |      |            | 0.5<br>-300 |      |            | μΑ<br>μΑ |

### Table 4. LVPECL DC CHARACTERISTICS V<sub>CC</sub> = 3.3 V, V<sub>EE</sub> = 0 V (Note 2)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

 Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary ±[D.3 V.
 Outputs are terminated through a 50 Ω resistor to V<sub>CC</sub> – 2 V.
 V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

|                 |  | -40°C        |       |              | 25°C         |       |              | 85°C         |       |              |          |
|-----------------|--|--------------|-------|--------------|--------------|-------|--------------|--------------|-------|--------------|----------|
| Symbol          | Characteristic   | Min          | Тур   | Max          | Min          | Тур   | Max          | Min          | Тур   | Max          | Unit     |
| I <sub>EE</sub> | Power Supply Current   |              | 38    | 45           |              | 38    | 47           |              | 38    | 47           | mA       |
| V <sub>OH</sub> | Output HIGH Voltage (Note 6)   | -1085        | -1005 | -880         | -1025        | -955  | -880         | -1025        | -955  | -880         | mV       |
| V <sub>OL</sub> | Output LOW Voltage (Note 6)  | -1830        | -1695 | -1555        | -1810        | -1705 | -1620        | -1810        | -1705 | -1620        | mV       |
| V <sub>IH</sub> | Input HIGH Voltage<br>(Single-Ended)   | -1165        |       | -880         | -1165        |       | -880         | -1165        |       | -880         | mV       |
| V <sub>IL</sub> | Input LOW Voltage (Single-Ended)   | -1810        |       | -1475        | -1810        |       | -1475        | -1810        |       | -1475        | mV       |
| $V_{BB}$        | Output Voltage Reference   | -1.38        |       | -1.26        | -1.38        |       | -1.26        | -1.38        |       | -1.26        | V        |
| VIHCMR          | Input HIGH Voltage Common<br>Mode Range (Note 7)<br>Vpp < 500 mV<br>Vpp ≧ 500 mV | -2.0<br>-1.8 |       | -0.4<br>-0.4 | -2.1<br>-1.9 |       | -0.4<br>-0.4 | -2.1<br>-1.9 |       | -0.4<br>-0.4 | V<br>V   |
| I <sub>IH</sub> | Input HIGH Current   |              |       | 150          |              |       | 150          |              |       | 150          | μA       |
| IIL             | Input LOW Current Others<br>R, FB  | 0.5<br>-300  |       |              | 0.5<br>-300  |       |              | 0.5<br>-300  |       |              | μΑ<br>μΑ |

### Table 5. LVNECL DC CHARACTERISTICS $V_{CC} = 0 V$ ; $V_{EE} = -3.0 V$ (Note 5)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

5. Input and output parameters vary 1:1 with V<sub>CC</sub>. V<sub>EE</sub> can vary  $\pm$ [0.3 V.

6. All loading with 50  $\Omega$  resistor to V<sub>CC</sub> – 2 V.

V<sub>IHCMR</sub> min varies 1:1 with V<sub>EE</sub>, max varies 1:1 with V<sub>CC</sub>. The V<sub>IHCMR</sub> range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V<sub>PP</sub>min and 1 V.

| Table 6. AC CHARACTERISTICS | $V_{CC} = 3.3 \text{ V}; V_{EE} = 0.0 \text{ V} \text{ or}$ | · V <sub>CC</sub> = 0 V; V <sub>EE</sub> = -3.3 V (N | Note 8) |
|-----------------------------|---|--|---------|
|-----------------------------|---|--|---------|

|                                      |  |             | –40°C |             | 25°C        |     |             | 85°C        |     |             |      |
|--------------------------------------|--|-------------|-------|-------------|-------------|-----|-------------|-------------|-----|-------------|------|
| Symbol                               | Characteristic                                       | Min         | Тур   | Max         | Min         | Тур | Max         | Min         | Тур | Max         | Unit |
| Fmax                                 | Maximum Toggle Frequency                             |             | TBD   |             |             | TBD |             |             | TBD |             | GHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation Delay R to U, FB to D                    | 430<br>1200 |       | 630<br>1400 | 450<br>1250 |     | 650<br>1450 | 480<br>1370 |     | 680<br>1590 | ps   |
| V <sub>PP</sub>                      | Input Swing (Differential Configuration)<br>(Note 9) |             |       | 1000        | 150         |     | 1000        | 150         |     | 1000        | mV   |
| t <sub>JITTER</sub>                  | Cycle-to-Cycle Jitter                                |             | TBD   |             |             | TBD |             |             | TBD |             | ps   |
| t <sub>r</sub> , t <sub>f</sub>      | Output Rise/Fall Times                               | 175         |       | 475         | 175         |     | 475         | 175         |     | 475         | ps   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

8. V<sub>EE</sub> can vary ±[0.3 V.

9. VPP(min) is minimum input swing for which AC parameters guaranteed. The device has a DC gain of a[40.




Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

#### **ORDERING INFORMATION**


| Device          | Package              | Shipping <sup>†</sup> |
|-----------------|----------------------|-----------------------|
| MC10LVEL40DW    | SOIC-20              | 38 Units / Rail       |
| MC10LVEL40DWG   | SOIC-20<br>(Pb-Free) | 38 Units / Rail       |
| MC10LVEL40DWR2  | SOIC-20              | 1000 / Tape & Reel    |
| MC10LVEL40DWR2G | SOIC-20<br>(Pb-Free) | 1000 / Tape & Reel    |


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Resource Reference of Application Notes**

| AN1405/D  | - | ECL Clock Distribution Techniques           |
|-----------|---|---|
| AN1406/D  | - | Designing with PECL (ECL at +5.0 V)         |
| AN1503/D  | - | ECLinPS <sup>™</sup> I/O SPiCE Modeling Kit |
| AN1504/D  | - | Metastability and the ECLinPS Family        |
| AN1568/D  | - | Interfacing Between LVDS and ECL            |
| AN1672/D  | - | The ECL Translator Guide                    |
| AND8001/D | - | Odd Number Counters Design                  |
| AND8002/D | - | Marking and Date Codes                      |
| AND8020/D | - | Termination of ECL Logic Devices            |
| AND8066/D | - | Interfacing with ECLinPS                    |
| AND8090/D | - | AC Characteristics of ECL Devices           |
|           |   |   |

#### PACKAGE DIMENSIONS





NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
  DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

|     | MILLIMETERS |       |  |  |  |  |  |
|-----|-------------|-------|--|--|--|--|--|
| DIM | MIN         | MAX   |  |  |  |  |  |
| Α   | 2.35        | 2.65  |  |  |  |  |  |
| A1  | 0.10        | 0.25  |  |  |  |  |  |
| В   | 0.35        | 0.49  |  |  |  |  |  |
| C   | 0.23        | 0.32  |  |  |  |  |  |
| D   | 12.65       | 12.95 |  |  |  |  |  |
| E   | 7.40        | 7.60  |  |  |  |  |  |
| е   | 1.27        | BSC   |  |  |  |  |  |
| Н   | 10.05       | 10.55 |  |  |  |  |  |
| h   | 0.25        | 0.75  |  |  |  |  |  |
| L   | 0.50        | 0.90  |  |  |  |  |  |
| θ   | 0 °         | 7 °   |  |  |  |  |  |

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse and regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative