## feATURES

- Tiny: Two 10-Bit DACs in an 8-Lead MSOP— Half the Board Space of an SO-8
- Micropower: 60^A per DAC

Sleep Mode: $1 \mu$ A for Extended Battery Life

- Rail-to-Rail Voltage Outputs Drive 1000pF
- Wide 2.7 V to 5.5 V Supply Range
- Double Buffered for Independent or Simultaneous DAC Updates
- Reference Range Includes Supply for Ratiometric OV-to-V CC Output
- Reference Input Has Constant Impedance over All Codes (260k Typ)—Eliminates External Buffers
- 3-Wire Serial Interface with Schmitt Trigger Inputs
- Differential Nonlinearity: $\leq \pm 0.75 \mathrm{LSB}$ Max


## APPLICATIONS

- Mobile Communications
- Digitally Controlled Amplifiers and Attenuators
- Portable Battery-Powered Instruments
- Automatic Calibration for Manufacturing
- Remote Industrial Devices
$\boldsymbol{\square}, ~ L T, ~ L T C, ~ L T M, ~ L i n e a r ~ T e c h n o l o g y ~ a n d ~ t h e ~ L i n e a r ~ l o g o ~ a r e ~ r e g i s t e r e d ~ t r a d e m a r k s ~ o f ~ L i n e a r ~$ Technology Corporation. All other trademarks are the property of their respective owners.


## DESCRIPTIOn

The LTC ${ }^{\text {®1 }} 1661$ integrates two accurate, serially addressable, 10-bit digital-to-analog converters (DACs) in a single tiny MS8 package. Each buffered DAC draws just $60 \mu \mathrm{~A}$ total supply current, yet is capable of supplying DC output currents in excess of 5mA and reliably driving capacitive loads up to 1000pF. Sleep mode further reduces total supply current to a negligible $1 \mu \mathrm{~A}$.
Linear Technology's proprietary, inherently monotonic voltage interpolation architecture provides excellent linearity while allowing for an exceptionally small external form factor. The double-buffered input logic provides simultaneous update capability and can be used to write to either DAC without interrupting sleep mode.

Ultralow supply current, power-saving sleep mode and extremely compact size make the LTC1661 ideal for battery-powered applications, while its straightforward usability, high performance and wide supply range make it an excellent choice as a general purpose converter.

For additional outputs and even greater board density, please refer to the LTC1660 micropower octal DAC for 10-bit applications. For 8-bit applications, please consult the LTC1665 micropower octal DAC.

## BLOCK DIAGRAM



Differential Nonlinearity (DNL)


1661 G02

## ABSOLUTE MAXIMUM RATINGS <br> (Note 1)

## $V_{c c}$ to GND <br> $\qquad$ <br> Logic Inputs to GND ............................ -0.3 V to 7.5 V <br> Maximum Junction Temperature.......................... $125^{\circ} \mathrm{C}$ <br> Storage Temperature Range................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ <br> PIn COnfiGURATIOn

 -0.3 V to 7.5 VOperating Temperature Range
$V_{\text {Out A }}$, $\mathrm{V}_{\text {Out }}$, REF to GND .......... -0.3 V to $\mathrm{V}_{\text {CC }}+0.3 \mathrm{~V}$

LTC1661C ............................................. $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC16611 ....................................... $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) ................. $300^{\circ} \mathrm{C}$


## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC1661CMS8\#PBF | LTC1661CMS8\#TRPBF | LTDV | 8 -Lead Plastic MSOP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1661IMS8\#PBF | LTC1661IMS8\#TRPBF | LTDW | 8-Lead Plastic MSOP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC1661CN8\#PBF | LTC1661CN8\#TRPBF | LTC1661CN8 | 8-Lead Plastic DIP | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC1661IN8\#PBF | LTC1661IN8\#TRPBF | LTC1661IN8 | 8 -Lead Plastic DIP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {OUT }}$ unloaded unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Accuracy |  |  |  |  |  |  |  |
|  | Resolution |  | $\bullet$ | 10 |  |  | Bits |
|  | Monotonicity | $1 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {CC }}-0.1 \mathrm{~V}$ (Note 2) | $\bullet$ | 10 |  |  | Bits |
| DNL | Differential Nonlinearity | $1 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {CC }}-0.1 \mathrm{~V}$ (Note 2) | $\bullet$ |  | $\pm 0.1$ | $\pm 0.75$ | LSB |
| INL | Integral Nonlinearity | $1 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \leq \mathrm{V}_{\text {CC }}-0.1 \mathrm{~V}$ (Note 2) | $\bullet$ |  | $\pm 0.4$ | $\pm 2$ | LSB |
| $\mathrm{V}_{0 S}$ | Offset Error | Measured at Code 20 | $\bullet$ |  | $\pm 5$ | $\pm 30$ | mV |
|  | $V_{\text {OS }}$ Temperature Coefficient |  |  |  | $\pm 15$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| FSE | Full-Scale Error | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=4.096 \mathrm{~V}$ | $\bullet$ |  | $\pm 1$ | $\pm 12$ | LSB |
|  | Full-Scale Error Temperature Coefficient |  |  |  | $\pm 30$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| PSR | Power Supply Rejection | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ |  |  | 0.18 |  | LSB/N |
|  |  |  |  |  |  |  | 1661fa |
| $?$ |  |  |  |  |  |  |  |

ELECTRICAL CHARACTERISTICS The $\bullet$ denotes the specifications which apply vere the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{OUT}}$ unloaded unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Input |  |  |  |  |  |  |  |
|  | Input Voltage Range |  | $\bullet$ | 0 |  | $V_{\text {CC }}$ | V |
|  | Resistance | Active Mode | $\bullet$ | 140 | 260 |  | k $\Omega$ |
|  | Capacitance |  | $\bullet$ |  | 15 |  | pF |
| $\mathrm{I}_{\text {REF }}$ | Reference Current | Sleep Mode | $\bullet$ |  | 0.001 | 1 | $\mu \mathrm{A}$ |

Power Supply

| $\mathrm{V}_{C C}$ | Positive Supply Voltage | For Specified Performance | $\bullet$ | 2.7 | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {c }}$ | Supply Current | $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 3) <br> $\mathrm{V}_{\text {CC }}=5 \mathrm{~V}$ (Note 3) <br> Sleep Mode (Note 3) | $\stackrel{\bullet}{\bullet}$ | 120 95 1 | $\begin{gathered} 195 \\ 154 \\ 3 \end{gathered}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |

$\left.\begin{array}{l|l|l|lll|r}\hline \text { DC Performance } \\ \hline & \text { Short-Circuit Current Low } & V_{\text {OUT }}=O V, V_{\text {CC }}=V_{\text {REF }}=5 V \text { V, Code }=1023 & \bullet & 10 & 25 & 100 \\ \hline & \text { Short-Circuit Current High } & V_{\text {OUT }}=V_{\text {CC }}=V_{\text {REF }}=5 V, \text { Code }=0 & \bullet & 7 & 19 & 120\end{array}\right] \mathrm{mA}$

## AC Performance

|  | Voltage Output Slew Rate | Rising (Notes 4, 5) | 0.60 | $\mathrm{~V} / \mathrm{\mu s}$ |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Falling (Notes 4, 5) | 0.25 | $\mathrm{~V} / \mathrm{\mu s}$ |
|  | Voltage Output Settling Time | To $\pm 0.5 \mathrm{LSB}$ (Notes 4, 5) | 30 | $\mu \mathrm{~S}$ |
|  | Capacitive Load Driving |  | pF |  |

Digital I/0

| $\mathrm{V}_{\text {IH }}$ | Digital Input High Voltage | $\begin{aligned} & V_{C C}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{C C}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 2.4 \\ & 2.0 \\ & \hline \end{aligned}$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Digital Input Low Voltage | $\begin{aligned} & V_{C C}=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & V_{C C}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \hline 0.8 \\ & 0.6 \end{aligned}$ | V |
| LLK | Digital Input Leakage | $\mathrm{V}_{\text {IN }}=$ GND to $\mathrm{V}_{\text {cC }}$ | $\bullet$ | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {IN }}$ | Digital Input Capacitance | (Note 6) | $\bullet$ | 10 | pF |

## TIINI C CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature <br> range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |  |  |
| $\mathrm{t}_{1}$ | DIN Valid to SCK Setup |  | $\bullet$ | 40 |  |  | ns |
| $\mathrm{t}_{2}$ | DIN Valid to SCK Hold |  | $\bullet$ | 0 |  |  | ns |
| $\mathrm{t}_{3}$ | SCK High Time | (Note 6) | $\bullet$ | 30 |  |  | ns |
| $\mathrm{t}_{4}$ | SCK Low Time | (Note 6) | $\bullet$ | 30 |  |  | ns |
| $\mathrm{t}_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ | (Note 6) | $\bullet$ | 80 |  |  | ns |
| $\mathrm{t}_{6}$ | LSB SCK High to $\overline{C S} /$ LD High | (Note 6) | $\bullet$ | 30 |  |  | ns |
| $\mathrm{t}_{7}$ | $\overline{\text { CS/LD Low to SCK High }}$ | (Note 6) | $\bullet$ | 20 |  |  | ns |
| $\mathrm{t}_{9}$ | SCK Low to $\overline{\mathrm{CS}} / \mathrm{LD}$ Low | (Note 6) | $\bullet$ | 0 |  |  | ns |
| $\mathrm{t}_{11}$ | $\overline{\text { CS/LD High to SCK Positive Edge }}$ | (Note 6) | $\bullet$ | 20 |  |  | ns |
|  | SCK Frequency | Square Wave (Note 6) | $\bullet$ |  |  | 16.7 | MHz |

## LTC1661

TIMInG CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5 V |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | $\mathrm{D}_{\text {IN }}$ Valid to SCK Setup | (Note 6) | $\bullet$ | 60 | ns |
| $\mathrm{t}_{2}$ | DIN Valid to SCK Hold | (Note 6) | $\bullet$ | 0 | ns |
| $t_{3}$ | SCK High Time | (Note 6) | $\bullet$ | 50 | ns |
| $\mathrm{t}_{4}$ | SCK Low Time | (Note 6) | $\bullet$ | 50 | ns |
| $t_{5}$ | $\overline{\text { CS/LD Pulse Width }}$ | (Note 6) | $\bullet$ | 100 | ns |
| $\mathrm{t}_{6}$ | LSB SCK High to $\overline{C S} / L D$ High | (Note 6) | $\bullet$ | 50 | ns |
| $\mathrm{t}_{7}$ | $\overline{\text { CS/LD Low to SCK High }}$ | (Note 6) | $\bullet$ | 30 | ns |
| $\mathrm{tg}_{9}$ | SCK Low to $\overline{\mathrm{CS}} / \mathrm{LD}$ Low | (Note 6) | $\bullet$ | 0 | ns |
| $\mathrm{t}_{11}$ | $\overline{\text { CS/LD High to SCK Positive Edge }}$ | (Note 6) | $\bullet$ | 30 | ns |
|  | SCK Frequency | Square Wave (Note 6) | $\bullet$ | 10 | MHz |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: Nonlinearity and monotonicity are defined from code 20 to code 1023 (full scale). See Applications Information.

Note 3: Digital inputs at OV or $\mathrm{V}_{\mathrm{CC}}$.
Note 4: Load is $10 \mathrm{k} \Omega$ in parallel with 100 pF .
Note 5: $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\text {REF }}=5 \mathrm{~V}$. DAC switched between $0.1 \mathrm{~V}_{\mathrm{FS}}$ and $0.9 \mathrm{~V}_{\mathrm{FS}}$, i.e., codes $\mathrm{k}=102$ and $\mathrm{k}=922$.

Note 6: Guaranteed by design and not subject to test.

## TIMING DIAGRAM



## TYPICAL PERFORMANCE CHARACTERISTICS



1661 G01


1661 G04


1661 G07

Differential Nonlinearity (DNL)


Mid-Scale Output Voltage
vs Load Current


1661 G05
Load Regulation
vs Output Current


Minimum Supply Headroom vs Load Current (Output Sourcing)


## Mid-Scale Output Voltage vs Load Current



1661 G06

## Large-Signal Step Response



## LTC1661

TYPICAL PGRFORMANCE CHARACTERISTICS



## PIn fUnCTIOnS

CS/LD (Pin 1): Serial Interface Chip Select/Load Input. When $\overline{\mathrm{CS}} / \mathrm{LD}$ is low, SCK is enabled for shifting data on $D_{\text {IN }}$ into the register. When $\overline{C S} / L D$ is pulled high, SCK is disabled and the operation(s) specified in the control code, A3-A0, is (are) performed. CMOS and TLL compatible.
SCK (Pin 2): Serial Interface Clock Input. CMOS and TTL compatible.
$D_{\text {IN }}$ (Pin 3): Serial Interface Data Input. Input word data on the $D_{\text {IN }}$ pin is shifted into the 16-bit register on the rising edge of SCK. CMOS and TTL compatible.

REF (Pin 4): Reference Voltage Input. $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{CC}}$.
$V_{\text {OUTA }}, V_{\text {OUTB }}($ Pin 8, Pin5): DAC Analog Voltage Outputs. The output range is

$$
0 \leq \mathrm{V}_{\text {OUTA }}, \mathrm{V}_{\text {OUTB }} \leq \mathrm{V}_{\text {REF }}\left(\frac{1023}{1024}\right)
$$

$V_{\text {CC }}$ (Pin 6): Supply Voltage Input. $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {CC }} \leq 5.5 \mathrm{~V}$. GND (Pin 7): System Ground.

## DEfInITIONS

Differential Nonlinearity (DNL): The difference between the measured change and the ideal 1LSB change for any two adjacent codes. The DNL error between any two codes is calculated as follows:

$$
\mathrm{DNL}=\frac{\Delta \mathrm{V}_{\mathrm{OUT}}-\mathrm{LSB}}{\mathrm{LSB}}
$$

where $\Delta V_{\text {OUT }}$ is the measured voltage difference between two adjacent codes.

Full-Scale Error (FSE): The deviation of the actual full-scale voltage from ideal. FSE includes the effects of offset and gain errors (see Applications Information).
Integral Nonlinearity (INL): The deviation from a straight line passing through the endpoints of the DAC transfer curve (endpoint INL). Because the output cannot go below zero, the linearity is measured between full scale and the lowest code which guarantees the output will be greater than zero. The INL error at a given input code is calculated as follows:

$$
I N L=\frac{V_{\text {OUT }}-V_{O S}-\left(V_{F S}-V_{O S}\right)\left(\frac{\text { Code }}{1023}\right)}{L S B}
$$

where $\mathrm{V}_{\text {OUT }}$ is the output voltage of the DAC measured at the given input code.

Least Significant Bit (LSB): The ideal voltage difference between two successive codes.

$$
L S B=\frac{V_{\text {REF }}}{1024}
$$

Resolution ( $\mathbf{n}$ ): Defines the number of DAC output states (2n) that divide the full-scale range. Resolution does not imply linearity.
Voltage Offset Error ( $\mathrm{V}_{\mathrm{OS}}$ ): Nominally, the voltage at the output when the DAC is loaded with all zeros. A single supply DAC can have a true negative offset, but the output cannot go below zero (see Applications Information).
For this reason, single supply DAC offset is measured at the lowest code that guarantees the output will be greater than zero.

## OPERATION

## Transfer Function

The transfer function for the LTC1661 is:

$$
V_{\text {OUT(DEAL) }}=\left(\frac{k}{1024}\right) V_{\text {REF }}
$$

where $k$ is the decimal equivalent of the binary DAC input code D9-D0 and $V_{\text {REF }}$ is the voltage at REF (Pin 6).

## Power-On Reset

The LTC1661 positively clears the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.

## Power Supply Sequencing

The voltage at REF (Pin 4) must not ever exceed the voltage at $\mathrm{V}_{C C}$ (Pin 6) by more than 0.3V. Particular care should be taken in the power supply turn-on and turnoff sequences to assure that this limit is observed. See Absolute Maximum Ratings.

## Serial Interface

See Table 1. The 16 -bit Input word consists of the 4-bit Control code, the 10-bit Input code and two don't-care bits.
Table 1. LTC1661 Input Word


After the Input word is loaded into the register (see Figure 1), it is internally converted from serial to parallel format. The parallel 10-bit-wide input code data path is then buffered by two latch registers.

The first of these, the input register, is used for loading new input codes. The second buffer, the DAC register, is used for updating the DAC outputs. Each DAC has its own 10-bit input register and 10-bit DAC register.

By selecting the appropriate 4-bit control code (see Table 2) it is possible to perform single operations, such as loading one DAC or changing power-down status (sleep/wake). In addition, some Control codes perform two or more operations at the same time. For example, one such code loads DAC A, updates both outputs and wakes the part up. The DACs can be loaded separately or together, but the outputs are always updated together.

## Register Loading Sequence

See Figure 1. With $\overline{\mathrm{CS}} / \mathrm{LD}$ held low, data on the $\mathrm{D}_{\text {IN }}$ input is shifted into the 16-bit shift register on the positive edge of SCK. The 4-bit control code, A3-A0, is loaded first, then the 10-bit Input code, D9-D0, ordered MSB-to-LSB in each case. Two don't-care bits, X1 and X0, are loaded last. When the full 16-bit Input word has been shifted in, $\overline{\mathrm{CS}} / \mathrm{LD}$ is pulled high, causing the system to respond according to Table 2. The clock is disabled internally when $\overline{\mathrm{CS}} / \mathrm{LD}$ is high. Note: SCK must be low when $\overline{\mathrm{CS}} / \mathrm{LD}$ is pulled low.

## Sleep Mode

DAC control code $1110_{b}$ is reserved for the special sleep instruction (see Table 2). In this mode, the digital parts of the circuit stay active while the analog sections are disabled; static power consumption is greatly reduced. The reference input and analog outputs are set in a high impedance state and all DAC settings are retained in memory so that when Sleep mode is exited, the outputs of DACs not updated by the wake command are restored to their last active state.
Sleep mode is initiated by performing a load sequence using control code $1110_{b}$ (the DAC input code D9-D0 is ignored).
To save instruction cycles, the DACs may be prepared with new input codes during Sleep (control codes $0001_{b}$ and $0010_{b}$ ); then, a single command $\left(1000_{b}\right)$ can be used both to wake the part and to update the output values.

## OPERATION

Table 2. DAC Control Functions

| CONTROL |  |  |  | INPUT REGISTERSTATUS | DAC REGISTER STATUS | POWER-DOWN STATUS (SLEEP/WAKE) | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3 | A2 | A1 | AO |  |  |  |  |
| 0 | 0 | 0 | 0 | No Change | No Update | No Change | No Operation. Power-Down Status Unchanged (Part Stays in Wake or Sleep Mode) |
| 0 | 0 | 0 | 1 | Load DAC A | No Update | No Change | Load Input Register A with Data. DAC Outputs Unchanged. Power-Down Status Unchanged |
| 0 | 0 | 1 | 0 | Load DAC B | No Update | No Change | Load Input Register B with Data. DAC Outputs Unchanged. Power-Down Status Unchanged |
| 0 | 0 | 1 | 1 |  | Reserved |  |  |
| 0 | 1 | 0 | 0 |  | Reserved |  |  |
| 0 | 1 | 0 | 1 |  | Reserved |  |  |
| 0 | 1 | 1 | 0 |  | Reserved |  |  |
| 0 | 1 | 1 | 1 |  | Reserved |  |  |
| 1 | 0 | 0 | 0 | No Change | Update Outputs | Wake | Load Both DAC Regs with Existing Contents of Input Regs. Outputs Update. Part Wakes Up |
| 1 | 0 | 0 | 1 | Load DAC A | Update Outputs | Wake | Load Input Reg A. Load DAC Regs with New Contents of Input Reg A and Existing Contents of Reg B. Outputs Update. Part Wakes Up |
| 1 | 0 | 1 | 0 | Load DAC B | Update Outputs | Wake | Load Input Reg B. Load DAC Regs with Existing Contents of Input Reg A and New Contents of Reg B. Outputs Update. Part Wakes Up |
| 1 | 0 | 1 | 1 |  | Reserved |  |  |
| 1 | 1 | 0 | 0 |  | Reserved |  |  |
| 1 | 1 | 0 | 1 | No Change | No Update | Wake | Part Wakes Up. Input and DAC Regs Unchanged. DAC Outputs Reflect Existing Contents of DAC Regs |
| 1 | 1 | 1 | 0 | No Change | No Update | Sleep | Part Goes to Sleep. Input and DAC Regs Unchanged. DAC Outputs Set to High Impedance State |
| 1 | 1 | 1 | 1 | Load DACs A, B with Same 10-Bit Code | Update Outputs | Wake | Load Both Input Regs. Load Both DAC Regs with New Contents of Input Regs. Outputs Update. Part Wakes Up |



Figure 1. Register Loading Sequence

## OPERATION

## Voltage Outputs

Each of the rail-to-rail output amplifiers contained in the LTC1661 can typically source or sink up to $5 \mathrm{~mA}\left(\mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}\right)$. The outputs swing to within afew millivolts of either supply when unloaded and have an equivalent output resistance of $85 \Omega$ (typical) when driving a load to the rails. The output amplifiers are stable driving capacitive loads up to 1000pF.
A small resistor placed in series with the output can be used to achieve stability for any load capacitance. A $1 \mu \mathrm{~F}$ load can be successfully driven by inserting a $20 \Omega$ resistor in series with the $\mathrm{V}_{\text {OUT }}$ pin. A $2.2 \mu \mathrm{~F}$ load needs only a $10 \Omega$ resistor, and a $10 \mu \mathrm{~F}$ electrolytic capacitor can be used without any resistor (the equivalent series resistance of the capacitor itself provides the required small resistance). In any of these cases, larger values of resistance, capacitance or both may be substituted for the values given.

## Rail-to-Rail Output Considerations

In any rail-to-rail DAC, the output swing is limited to voltages within the supply range.
If the DAC offset is negative, the output for the lowest codes limits at OV as shown in Figure 2b.
Similarly, limiting can occur near full scale when the REF pin is tied to $V_{C C}$. If $V_{\text {REF }}=V_{C C}$ and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at $\mathrm{V}_{C C}$ as shown in Figure 2c. No full-scale limiting can occur if $\mathrm{V}_{\mathrm{REF}}$ is less than $\mathrm{V}_{C C}-F S E$.
Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.


Figure 2. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (2a) Overall Transfer Function (2b) Effect of Negative Offset for Codes Near Zero Scale (2c) Effect of Positive Full-Scale Error for Input Codes Near Full Scale When VREF $=V_{C C}$

## TYPICAL APPLICATIONS



FOR VALUES SHOWN,

$$
\begin{align*}
& \Delta \mathrm{V}_{\mathrm{H}}, \Delta \mathrm{~V}_{\mathrm{L}} \text { ADJUSTMENT RANGE }= \pm 250 \mathrm{mV} \\
& \Delta \mathrm{~V}_{\mathrm{H}}, \Delta \mathrm{~V}_{\mathrm{L}} \text { STEP SIZE }=500 \mu \mathrm{~V}
\end{align*}
$$

Figure 3. Pin Driver $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ Adjustment in ATE Applications


Figure 4. Using the LTC1258 and the LTC1661 In a Single Li-Ion Battery Application

## PACKAGE DESCRIPTION

## MS8 Package

8-Lead Plastic MSOP
(Reference LTC DWG \# 05-08-1660 Rev F)


N8 Package 8-Lead PDIP (Narrow . 300 Inch)
(Reference LTC DWG \# 05-08-1510)


NOTE:

1. DIMENSIONS ARE $\frac{\text { INCHES }}{\text { MILLIMETERS }}$
*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED . 010 INCH ( 0.254 mm )

## REVISION HISTORY

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $11 / 10$ | Removed typical values from Timing Characteristics section | 3,4 |

## LTC1661

## TYPICAL APPLICATION

## Pin Driver $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$ Adjustment in ATE Applications

FOR EACH U1 AND U2

| CODE A | CODE $\mathbf{B}$ | $\Delta \mathbf{V}_{\mathbf{H}}, \mathbf{\Delta} \mathbf{V}_{\mathbf{L}}$ |
| :---: | :---: | :---: |
| 512 | 1023 | -250 mV |
| 512 | 512 | 0 |
| 512 | 0 | 250 mV |



$V_{H^{\prime}}=V_{H}+\frac{R 1}{R 2}\left(V_{A 1}-V_{B 1}\right)$
$V_{L}{ }^{\prime}=V_{L}+\frac{R 1}{R 2}\left(V_{A 2}-V_{B 2}\right)$

FOR VALUES SHOWN,
$\Delta \mathrm{V}_{\mathrm{H}}, \Delta \mathrm{V}_{\mathrm{L}}$ ADJUSTMENT RANGE $= \pm 250 \mathrm{mV}$
$\Delta V_{H}, \Delta V_{\mathrm{L}}$ STEP SIZE $=500 \mu \mathrm{~V}$

## RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1446/LTC1446L | Dual 12-Bit V Out $^{\text {DACs in S0-8 Package with Internal Reference }}$ | LTC1446: $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 4.095 V <br> LTC1446L: $V_{\text {CC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 2.5 V |
| LTC1448 | Dual 12-Bit $\mathrm{V}_{\text {OUT }}$ DAC in SO-8 Package | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ to 5.5V, External Reference Can Be Tied to $\mathrm{V}_{C C}$ |
| LTC1454/LTC1454L | Dual 12-Bit Vout DACs in S0-16 Package with Added Functionality | LTC1454: $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 4.095 V <br> LTC1454L: $V_{\text {CC }}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 2.5 V |
| LTC1458/LTC1458L | Quad 12-Bit Rail-to-Rail Output DACs with Added Functionality | LTC1458: $\mathrm{V}_{\text {CC }}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ to 4.095 V <br> LTC1458L: $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to 2.5 V |
| LTC1659 | Single Rail-to-Rail 12-Bit Vout DAC in 8-Lead MSOP Package $V_{\text {CC: }} 2.7 \mathrm{~V}$ to 5.5 V | Low Power Multiplying $\mathrm{V}_{\text {out }}$ DAC. Output Swings from GND to REF. REF Input Can Be Tied to $V_{C C}$ |
| LTC1663 | Single 10-Bit V ${ }_{\text {OUT }}$ DAC in SOT-23 Package | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, Internal Reference, $60 \mu \mathrm{~A}$ |
| LTC1665/LTC1660 | Octal 8/10-Bit V OUT $^{\text {DAC in }} 16$-Pin Narrow SSOP | $\mathrm{V}_{\text {CC }}=2.7 \mathrm{~V}$ to 5.5V, Micropower, Rail-to-Rail Output |

