## Single Digitally-Controlled (XDCP ${ }^{\text {TM }}$ ) Potentiometer

The X9118 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2 -wire bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and a four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Power-up recalls the contents of the default data register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Features

- 1024 Resistor Taps - 10-Bit Resolution
- 2-Wire Serial Interface for Write, Read and Transfer Operations of the Potentiometer
- Wiper Resistance, $40 \Omega$ Typical @ 5V
- Four Non-Volatile Data Registers for Each Potentiometer
- Non-Volatile Storage of Multiple Wiper Positions
- Power On Recall: Loads Saved Wiper Position on Power-Up
- Standby Current $<15 \mu \mathrm{~A}$ Max
- System $\mathrm{V}_{\mathrm{CC}}: 2.7 \mathrm{~V}$ to 5.5 V Operation
- Analog $\mathrm{V}+/ \mathrm{V}-:-5 \mathrm{~V}$ to +5 V
- 100k $\Omega$ End to End Resistance
- Endurance: 100,000 Data Changes Per Bit Per Register
- 100 yr. Data Retention
- 14 Ld TSSOP
- Low Power CMOS
- Pb-Free Available (RoHS Compliant)


## Ordering Information

| PART NUMBER | PART MARKING | $\mathrm{V}_{\mathrm{CC}}$ LIMITS <br> (V) | POTENTIOMETER ORGANIZATION (k $\Omega$ ) | TEMP RANGE ( $\left.{ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X9118TV14 | X9118 TV | $5 \pm 10 \%$ | 100 | 0 to +70 | 14 Ld TSSOP | M14.173 |
| X9118TV14Z (Note 1) | X9118 TVZ |  |  | 0 to +70 | 14 Ld TSSOP (Pb-free) | M14.173 |
| X9118TV14I (Note 2) | X9118 TVI |  |  | -40 to +85 | 14 Ld TSSOP | M14.173 |
| X9118TV14IZ (Note 1) | X9118 TVZI |  |  | -40 to +85 | 14 Ld TSSOP (Pb-free) | M14.173 |
| X9118TV14-2.7 (Note 2) | X9118 TVF | 2.7 to 5.5 |  | 0 to +70 | 14 Ld TSSOP | M14.173 |
| X9118TV14Z-2.7 (Note 1) | X9118 TVZF |  |  | 0 to +70 | 14 Ld TSSOP (Pb-free) | M14.173 |
| X9118TV14I-2.7 (Note 2) | X9118 TVG |  |  | -40 to +85 | 14 Ld TSSOP | M14.173 |
| X9118TV14IZ-2.7 (Note 1) | X9118 TVZG |  |  | -40 to +85 | 14 Ld TSSOP (Pb-free) | M14.173 |

NOTES:

1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD020.
2. Not recommended for new designs.

## Functional Diagram



## Detailed Functional Diagram



## Circuit Level Applications

- Vary the gain of a voltage amplifier
- Provide programmable DC reference voltages for comparators and detectors
- Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the DC biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits


## System Level Applications

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems


## Pin Configuration



## Pin Assignments

| PIN <br> (TSSOP) | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}+$ | Analog Supply Voltage |
| 2 | NC | No Connect |
| 3 | AO | Device Address for 2-wire bus |
| 4 | SCL | Serial Clock for 2-wire bus |
| 5 | $\overline{\mathrm{WP}}$ | Hardware Write Protect |
| 6 | SDA | Serial Data Input/Output for 2-wire bus |
| 7 | $\mathrm{~V}_{\mathrm{SS}}$ | System Ground |
| 8 | $\mathrm{~V}^{2}$ | Analog Supply Voltage |
| 9 | A 1 | Device Address for 2-wire bus |
| 10 | NC | No Connect |
| 11 | $\mathrm{R}_{\mathrm{W}}$ | Wiper terminal of the Potentiometer |
| 12 | $\mathrm{R}_{\mathrm{H}}$ | High terminal of the Potentiometer |
| 13 | $\mathrm{R}_{\mathrm{L}}$ | Low terminal of the Potentiometer |
| 14 | $\mathrm{~V}_{\mathrm{CC}}$ | System Supply Voltage |

## Pin Descriptions

## Bus Interface Pins

## SERIAL DATA INPUT/OUTPUT (SDA)

The SDA is a bidirectional serial data input/output pin for a 2-wire slave device and is used to transfer data into and out of the device. It receives device address, opcode, wiper register address and data sent from a 2-wire master at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock SCL.

It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs. An open drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

## SERIAL CLOCK (SCL)

This input is used by 2-wire master to supply 2 -wire serial clock to the X9118.

## DEVICE ADDRESS (A1-A0)

The address inputs are used to set the least significant 2 bits of the 8 -bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9118. A maximum of 4 XDCP devices may occupy the 2 -wire serial bus.

## HARDWARE WRITE PROTECT INPUT (WP)

The $\overline{\mathrm{WP}}$ pin when LOW prevents nonvolatile writes to the Data Registers.

## Potentiometer Pins

$\mathbf{R}_{\mathrm{H}}, \mathbf{R}_{\mathrm{L}}$
The $R_{H}$ and $R_{L}$ pins are equivalent to the terminal connections on a mechanical potentiometer.

## $\mathrm{R}_{\mathrm{W}}$

The wiper pin is equivalent to the wiper terminal of a mechanical potentiometer.

## Bias Supply Pins

## SYSTEM SUPPLY VOLTAGE (VCc) AND SUPPLY GROUND ( $\mathbf{V}_{\mathbf{S S}}$ )

The $\mathrm{V}_{\mathrm{CC}}$ pin is the system or digital supply voltage. The $\mathrm{V}_{\mathrm{SS}}$ pin is the system ground.

## ANALOG SUPPLY VOLTAGES (V+ AND V-)

These supplies are the analog voltage supplies for the potentiometer. The $V+$ supply is tied to the wiper switches while the $V$ - supply is used to bias the switches and the internal P+ substrate of the integrated circuit. Both of these supplies set the voltage limits of the potentiometer.

## Other Pins

## NO CONNECT

No connect pins should be left open. These pins are used for Intersil manufacturing and testing purposes.

## Principles of Operation

The X9118 is an integrated microcircuit incorporating a resistor array and its registers and counters and the serial interface logic providing direct communication between the host and the digitally controlled potentiometer. This section provides a detailed description of the following:

## - Resistor Array Description

- Serial Interface Description
- Instruction and Register Description


## Resistor Array Description

The X9118 is comprised of a resistor array. The array contains 1023, in effect, discrete resistive segments that are connected in series (see Figure 1). The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ inputs).


FIGURE 1. DETAILED POTENTIOMETER BLOCK DIAGRAM

At both ends of each array and between each resistor segment is a CMOS switch (transmission gate) connected to the wiper ( $\mathrm{R}_{\mathrm{W}}$ ) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches.

The WCR may be written directly. The Data Registers and the WCR can be read and written by the host system.

## Serial Interface Description

## SERIAL INTERFACE - 2-WIRE

The X9118 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9118 will be considered a slave device in all applications.

## CLOCK AND DATA CONVENTIONS

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 3.

## START CONDITION

All commands to the X9118 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X9118 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. See Figure 3.

## STOP CONDITION

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH. See Figure 3.

## ACKNOWLEDGE

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9118 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte, the X9118 will respond with a final acknowledge. See Figure 2.


FIGURE 2. ACKNOWLEDGE RESPONSE FROM RECEIVER

## ACKNOWLEDGE POLLING

The disabling of the inputs during the internal nonvolatile write operation can be used to take advantage of the typical 5 ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9118 initiates the internal write cycle. ACK polling, Flow 1, can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9118 is still busy with the write operation no ACK will be returned. If the X9118 has completed the write operation an ACK will be returned and the master can then proceed with the next operation.

Flow 1. ACK Polling Sequence


## INSTRUCTION AND REGISTER DESCRIPTION

Device Addressing: Identification Byte (ID and A)
Following a start condition, the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier. The ID[3:0] bits is the device ID for the X9118; this is fixed as 0101[B] (refer to Table 1).

The A[1:0] bits in the ID byte are the internal slave address. The physical device address is defined by the state of the A1-A0 input pins. The slave address is externally specified by the user. The X9118 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9118 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A1-A0 inputs can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $V_{S S}$. The R/W bit is the LSB and is used to set the device for read or write operations.

## INSTRUCTION BYTE AND REGISTER SELECTION

The next byte sent to the X9118 contains the instruction and register pointer information. The three most significant bits are used to provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 2.

Table 3 provides a complete summary of the instruction set opcodes.

TABLE 1. IDENTIFICATION BYTE FORMAT

| DEVICE TYPE IDENTIFIES$\qquad$ 1 $\qquad$ |  |  |  | SET TO 0 FOR PROPER OPERATION <br> 0 | INTERNAL SLAVE ADDRESS |  | READ OR WRITE BIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID3 | ID2 | ID1 | ID0 |  | A1 | A0 | R/W |
| 0 | 1 | 0 | 1 | 0 | A1 | A0 | R/W |
| (MSB) |  |  |  |  |  |  | (LSB) |

TABLE 2. INSTRUCTION BYTE FORMAT

| INSTRUCTION OPCODE$\qquad$人 |  |  | SET TO 0 FOR PROPER OPERATION | REGISTER SELECTION $l$ $\qquad$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 11 | 10 | 0 | RB | RA | 0 | 0 |
| (MSB) |  |  |  |  |  |  | (LSB) |


| REGISTER SELECTED | RB | RA |
| :---: | :---: | :---: |
| DR0 | 0 | 0 |
| DR1 | 0 | 1 |
| DR2 | 1 | 0 |
| DR3 | 1 | 1 |

TABLE 3. INSTRUCTION SET

| INSTRUCTION | R/W | INSTRUCTION SET |  |  |  |  |  |  |  | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | 0 | RB | RA | 0 | 0 |  |
| Read Wiper Counter Register | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Read the contents of the Wiper Counter Register |
| Write Wiper Counter Register | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Write new value to the Wiper Counter Register |
| Read Data Register | 1 | 1 | 0 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Read the contents of the Data Register pointed to RB-RA. |
| Write Data Register | 0 | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Write new value to the Data Register pointed to RB-RA. |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register |
| XFR Wiper Counter Register to Data Register | 0 | 1 | 1 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA. |

NOTE:
3. $1 / \varnothing=$ data is one or zero.

## Instruction and Register Description

## DEVICE ADDRESSING

## Wiper Counter Register (WCR)

The X9118 contains a Wiper Counter Register (see Table 4) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways:

1. It may be written directly by the host via the write Wiper Counter Register instruction (serial load)
2. It may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data register
3. It is loaded with the contents of its Data Register zero (RO) upon power-up.
The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9118 is powered-down. Although the register is automatically loaded with the value in DRO upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DRO value into the WCR.

## Data Registers (DR)

The potentiometer has four 10-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four data registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10 ms .

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bit 9-Bit 0 are used to store one of the 1024 wiper position ( $0 \sim 1023$ ).

Four of the six instructions are four bytes in length. These instructions are:

- Read Wiper Counter Register - read the current wiper position of the potentiometer,
- Write Wiper Counter Register - change current wiper position of the potentiometer,
- Read Data Register - read the contents of the selected Data Register;
- Write Data Register - write a new value to the selected Data Register.

The basic sequence of the four byte instructions is illustrated in Figure 3. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a data register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by $t_{\text {WRL }}$. A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of $t_{W R}$ to complete. The transfer can occur between the potentiometer and one of its associated registers.

Two instructions (see Figure 4) require a two-byte sequence to complete. These instructions transfer data between the host and the X9118; either between the host and one of the Data Registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register - This transfers the contents of one specified Data Register to the Wiper Counter Register.
- XFR Wiper Counter Register to Data Register -This transfers the contents of the specified Wiper Counter Register to the specified Data Register.

See "Instruction Format" on page 8 for more details.

## Other

## POWER-UP AND DOWN REQUIREMENTS

At all times, the $V+$ voltage must be greater than or equal to the voltage at $R_{H}$ or $R_{L}$, and the voltage at $R_{H}$ or $R_{L}$ must be greater than or equal to the voltage at V -. During power-up and power down, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}+$, and V - must reach their final values within 1 ms of each other.

TABLE 4. WIPER CONTROL REGISTER, WCR (10-BIT), WCR9-WCR0: USED TO STORE THE CURRENT WIPER POSITION (VOLATILE, V)

| WCR9 | WCR8 | WCR7 | WCR6 | WCR5 | WCR4 | WCR3 | WCR2 | WCR1 | WCR0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | V | V | V | V | V | V | V | V | V |
| $(\mathrm{MSB})$ |  |  |  |  |  |  |  |  | (LSB) |

TABLE 5. DATA REGISTER, DR ( $10-\mathrm{BIT}$ ), BIT 9-BIT 0: USED TO STORE WIPER POSITIONS OR DATA (NON-VOLATILE, NV)

| BIT 9 | BIT 8 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NV | NV | NV | NV | NV | NV | NV | NV | NV | NV |
| MSB |  |  |  |  |  |  |  | LSB |  |



FIGURE 3. TWO-BYTE INSTRUCTION SEQUENCE


FIGURE 4. FOUR-BYTE INSTRUCTION SEQUENCE (WRITE OR READ FOR WCR OR DATA REGISTERS)

## Instruction Format

Read Wiper Counter Register (WCR)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline S \& \multicolumn{4}{|l|}{Device Type Identifier} \& \multicolumn{4}{|c|}{Device Addresses} \& S \& \multicolumn{4}{|l|}{Instruction Opcode} \& \multicolumn{4}{|l|}{Register Addresses} \& S \& \multicolumn{8}{|l|}{\begin{tabular}{l}
Wiper Position \\
(Sent by Slave on SDA)
\end{tabular}} \& M \& \multicolumn{8}{|l|}{\begin{tabular}{l}
Wiper Position \\
(Sent by Slave on SDA)
\end{tabular}} \& \multirow[b]{2}{*}{\[
\begin{aligned}
\& \mathrm{M} \\
\& \mathrm{~A} \\
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\]} \& \multirow[b]{2}{*}{S
T
O
P} \\
\hline \[
\begin{aligned}
\& \mathrm{A} \\
\& \mathrm{R} \\
\& \mathrm{~T}
\end{aligned}
\] \& 0 \& 1 \& 0 \& 1 \& 0 \& A 1 \& A 0 \& \[
\left\lvert\, \begin{gathered}
\underset{r}{-1} \\
11 \\
\vdots \\
\vdots
\end{gathered}\right.
\] \& \[
\begin{aligned}
\& \mathrm{A} \\
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\] \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 0 \& \[
\begin{aligned}
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\] \& X \& X \& X \& X \& X \& X \& W
C
R

9 \& $$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
8
\end{gathered}
$$ \& \[

$$
\begin{aligned}
& \mathrm{A} \\
& \mathrm{C} \\
& \mathrm{~K}
\end{aligned}
$$
\] \& W

$C$
$R$
$R$

7 \& $$
\begin{gathered}
W \\
C \\
R \\
6
\end{gathered}
$$ \& \[

$$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
5
\end{gathered}
$$
\] \& W

C
R
4 \& W
$C$
$R$
3 \& W
C
$R$

2 \& $$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
1
\end{gathered}
$$ \& \[

$$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
0
\end{gathered}
$$
\] \& \& <br>

\hline
\end{tabular}

## Write Wiper Counter Register (WCR)

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline S \& \multicolumn{4}{|l|}{Device Type Identifier} \& \multicolumn{4}{|c|}{\begin{tabular}{l}
Device \\
Addresses
\end{tabular}} \& \multirow[b]{2}{*}{\[
\begin{aligned}
\& \mathrm{S} \\
\& \mathrm{~A} \\
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\]} \& \multicolumn{4}{|l|}{Instruction Opcode} \& \multicolumn{4}{|l|}{Register Addresses} \& \multirow[b]{2}{*}{\[
\begin{aligned}
\& \mathrm{S} \\
\& \mathrm{~A} \\
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\]} \& \multicolumn{8}{|l|}{Wiper Position (Sent by Master on SDA)} \& \multirow[b]{2}{*}{\[
\begin{aligned}
\& \mathrm{S} \\
\& \mathrm{~A} \\
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\]} \& \multicolumn{8}{|l|}{Wiper Position (Sent by Master on SDA)} \& \multirow[b]{2}{*}{\[
\begin{aligned}
\& \mathrm{S} \\
\& \mathrm{~A} \\
\& \mathrm{C} \\
\& \mathrm{~K}
\end{aligned}
\]} \& \multirow[b]{2}{*}{\begin{tabular}{l} 
S \\
\hline \\
\hline \\
\hline
\end{tabular}} \\
\hline \[
\begin{gathered}
\mathrm{A} \\
\mathrm{R} \\
\mathrm{~T}
\end{gathered}
\] \& 0 \& 1 \& 0 \& 1 \& 0 \& A 1 \& A 0 \& \[
\left\lvert\, \begin{gathered}
0 \\
11 \\
1> \\
\underset{\text { I }}{2}
\end{gathered}\right.
\] \& \& 1 \& 0 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 \& \& X \& X \& X \& X \& X \& X \& W
C
R

9 \& $$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
8
\end{gathered}
$$ \& \& \[

$$
\begin{aligned}
& \mathrm{W} \\
& \mathrm{C} \\
& \mathrm{R} \\
& 7
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
W \\
C \\
R \\
6
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
5
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
W \\
C \\
R \\
4
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& \mathrm{W} \\
& \mathrm{C} \\
& \mathrm{R} \\
& 3
\end{aligned}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
2
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\mathrm{W} \\
\mathrm{C} \\
\mathrm{R} \\
1
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
W \\
C \\
R \\
0
\end{gathered}
$$
\] \& \& <br>

\hline
\end{tabular}

## Read Data Register (DR)

| S | Device Type Identifier |  |  |  | Device <br> Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | Instruction Opcode |  |  |  | Register Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | Wiper Position (Sent by Slave on SDA) |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{M} \\ \mathrm{~A} \\ \mathrm{C} \\ \mathrm{~K} \end{gathered}$ | Wiper Position or Data (Sent by Slave on SDA) |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{M} \\ \mathrm{~A} \\ \mathrm{C} \\ \mathrm{~K} \end{gathered}$ | S <br>  <br>  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{A} \\ & \mathrm{R} \\ & \mathrm{~T} \end{aligned}$ | 0 | 1 | 0 | 1 | 0 | A 1 | A 0 |  |  | 1 | 0 | 1 | 0 | RB | RA | 0 | 0 |  | X | X | X | X | X | X | W <br> C <br> $R$ <br> R <br> 9 | W $C$ $R$ 8 |  | $W$ $C$ $R$ 7 | $\begin{gathered} \mathrm{W} \\ \mathrm{C} \\ \mathrm{R} \\ 6 \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ \mathrm{C} \\ \mathrm{R} \\ 5 \end{gathered}$ | $\begin{aligned} & \mathrm{W} \\ & \mathrm{C} \\ & \mathrm{R} \\ & 4 \end{aligned}$ | $W$ $C$ $R$ 3 | W $C$ $R$ 2 | W $C$ $R$ 1 | $\begin{gathered} W \\ \mathrm{C} \\ \mathrm{R} \\ 0 \end{gathered}$ |  |  |

## Write Data Register (DR)

| S | Device Type Identifier |  |  |  | Device Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | Instruction Opcode |  |  |  | Register Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | Wiper Position or Data (Sent by Master on SDA) |  |  |  |  |  |  |  | $\begin{aligned} & \text { S } \\ & \text { A } \\ & \text { C } \\ & \text { K } \end{aligned}$ | Wiper Position or Data (Sent by Master on SDA) |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~T} \\ & \mathrm{O} \\ & \mathrm{P} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A R T | 0 | 1 | 0 | 1 | 0 | A 1 | A 0 | $\begin{gathered} 0 \\ 11 \\ 1 \sum_{\underline{I}} \\ \hline \end{gathered}$ |  | 1 | 1 | 0 | 0 | RB | RA | 0 | 0 |  | X | X | X | X | X | X | W <br> C <br> R <br> 9 | W $C$ $R$ $R$ 8 |  | W C R 7 | $\begin{gathered} W \\ C \\ R \\ 6 \end{gathered}$ | W $C$ $R$ 5 | W $C$ $R$ 4 | $\begin{gathered} W \\ C \\ R \\ 3 \end{gathered}$ | $\begin{aligned} & \text { W } \\ & \text { C } \\ & \text { R } \\ & 2 \end{aligned}$ | W $C$ $R$ 1 | $\begin{gathered} \mathrm{W} \\ \mathrm{C} \\ \mathrm{R} \\ 0 \end{gathered}$ |  |  |  |

Transfer Wiper Counter Register (WCR) to Data Register (DR)

| S | Device Type Identifier |  |  |  | Device Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | Instruction Opcode |  |  |  | Register Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~T} \\ & \mathrm{O} \\ & \mathrm{P} \end{aligned}$ | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A R T | 0 | 1 | 0 | 1 | 0 | A 1 | A 0 | (1) |  | 1 | 1 | 1 | 0 | RB | RA | 0 | 0 |  |  |  |

Transfer Data Register (DR) to Wiper Counter Register (WCR)

| S | Device Type Identifier |  |  |  | Device Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | Instruction Opcode |  |  |  | Register Addresses |  |  |  | $\begin{aligned} & \mathrm{S} \\ & \mathrm{~A} \\ & \mathrm{C} \\ & \mathrm{~K} \end{aligned}$ | STOP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A R T | 0 | 1 | 0 | 1 | 0 | A 1 | A 0 | $\stackrel{\text { r }}{11}$ |  | 1 | 1 | 0 | 0 | RB | RA | 0 | 0 |  |  |  |

## NOTES:

1. "A1 ~ A0": stands for the device addresses sent by the master.
2. WCRx refers to wiper position data in the Wiper Counter Register.

| Absolute Maximum Ratings |  |
| :---: | :---: |
| Temperature Under Bias | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |
| Voltage on SCL, SDA, or Any Address Input with Respect to VSS. | -1V to +7V |
| Voltage on $\mathrm{V}+\left(\right.$ referenced to $\mathrm{V}_{\mathrm{SS}}$ ) ( ( ote 7) | 10 V |
| Voltage on V - (referenced to $\mathrm{V}_{\text {SS }}$ ) (Note 7) | -10V |
| ( $\mathrm{V}+$ ) - ( V -) | 12V |
| Any Voltage on $\mathrm{R}_{\mathrm{H}} / \mathrm{R}_{\mathrm{L}}$ | V+ |
| Any Voltage on $\mathrm{R}_{\mathrm{L}} / \mathrm{R}_{\mathrm{H}}$ | V- |
| IW (10s) . . . . . | $\pm 6 \mathrm{~mA}$ |
| Supply Voltage (VCC) Limits (Note 7) |  |
| X9118 | $5 \mathrm{~V} \pm 10 \%$ |
| X9118-2.7 | 2.7 V to 5.5V |

## Thermal Information

| Thermal Resistance (Typical, Note 3) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| 14 Ld TSSOP | 110 |
| Storage Temperature | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile. http://www.intersil.com/pbfree/Pb- | .see link below |
| Recommended Operating Conditions |  |
| Commercial | . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial | .$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Power Rating (each pot) | 50 mW |
| Wiper current (max) | . $\pm 3 \mathrm{~mA}$ |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
3. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Analog Specifications Over the recommended operating conditions, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOTAL }}$ | End to End Resistance |  |  | 100 |  | $k \Omega$ |
|  | End to End Resistance Tolerance |  |  |  | $\pm 20$ | \% |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance | $\mathrm{I}_{\mathrm{W}}=\left(\mathrm{V}_{\mathrm{RH}}-\mathrm{V}_{\mathrm{RL}}\right) / \mathrm{R}_{\text {TOTAL }}, \mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=-3 \mathrm{~V}$ |  | 150 | 500 | $\Omega$ |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance | $\mathrm{I}_{\mathrm{W}}=\left(\mathrm{V}_{\mathrm{RH}}-\mathrm{V}_{\mathrm{RL}}\right) / \mathrm{R}_{\text {TOTAL }}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=0 \mathrm{~V}$ |  | 40 | 100 | $\Omega$ |
| Vv+ | Voltage on V+ Pin | X9118 (Note 7) | +4.5 |  | +5.5 | V |
|  |  | X9118-2.7 (Note 7) | +2.7 |  | +5.5 | V |
| Vv- | Voltage on V- Pin | X9118 | -5.5 |  | -4.5 | V |
|  |  | X9118-2.7 | -5.5 |  | -2.7 | V |
| $\mathrm{V}_{\text {TERM }}$ | Voltage on any $\mathrm{R}_{\mathrm{H}}$ or $\mathrm{R}_{\mathrm{L}}$ Pin | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ | V- |  | V+ | V |
|  | Noise | Ref: 1kHz |  | -120 |  | dBV |
|  | Resolution |  |  | 0.1 |  | \% |
|  | Absolute Linearity (Note 4) | $\mathrm{R}_{\mathrm{w}(\mathrm{n})(\text { actual })}-\mathrm{R}_{\mathrm{w}(\mathrm{n})(\text { expected) }}$, where $\mathrm{n}=1$ to 1023 |  |  | $\pm 1.5$ | MI <br> (Note 6) |
|  | Relative Linearity (Note 5) | $\mathrm{R}_{\mathrm{W}(\mathrm{m}+1)}-\left[\mathrm{R}_{\mathrm{W}(\mathrm{m})}+\mathrm{MI}\right]$, where $\mathrm{m}=1$ to 1023 |  |  | $\pm 1.5$ | MI <br> (Note 6) |
|  | Temperature Coefficient of $\mathrm{R}_{\text {TOTAL }}$ |  |  | $\pm 300$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | Ratiometric Temperature Coefficient | Wiper at middle point |  | $\pm 20$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitances | See Macro model |  | 10/10/25 |  | pF |

## NOTES:

4. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
5. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
6. $\mathrm{MI}=\mathrm{R}_{\mathrm{TOT}} / 1023$ or $\left(\mathrm{R}_{\mathrm{H}}-\mathrm{R}_{\mathrm{L}}\right) / 1023$, single pot
7. $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}+, \mathrm{V}$ - must reach their final values within 1 ms of each other.
8. $n=0,1,2, \ldots, 1023 ; m=0,1,2, \ldots, 1022$.

DC Operating SpecificationsOver the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC1 | $\mathrm{V}_{\text {CC }}$ Supply Current (Active) | $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V} ; \mathrm{SDA}=\text { Open; }$ <br> (for 2-wire, Active, Read and Volatile Write States only) |  |  | 3 | mA |
| ICC2 | $\mathrm{V}_{\text {CC }}$ Supply Current (Nonvolatile Write) | $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz} ; \mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V}$; SDA $=$ Open; (for 2-wire, Active, Non-volatile Write State only) |  |  | 7 | mA |
| $\mathrm{I}_{\text {SB }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (Standby) | $\mathrm{V}_{\mathrm{CC}}=+5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}} ; \mathrm{SDA}=\mathrm{V}_{\mathrm{CC}}$ <br> (for 2-wire, Standby State only) |  |  | 15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -1 |  | $\mathrm{V}_{C C} \times 0.3$ | V |
| VoL | Output LOW Voltage | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.4 | V |

## Endurance and Data Retention

| PARAMETER | MIN | UNITS |
| :---: | :---: | :---: |
| Minimum Endurance | 100,000 | Data changes per bit per register |
| Data Retention | 100 | years |

## Capacitance

| SYMBOL | TEST | TYP | UNITS | TEST CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN/OUT }}($ Note 9) | Input/Output Capacitance (SI) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}$ (Note 9) | Input Capacitance (SCL, $\overline{\mathrm{WP}}, \mathrm{A} 1$ and AO$)$ | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

## Power-Up Timing

| SYMBOL | PARAMETER | MIN | MAX |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}} \mathrm{V}_{\text {CC }}$ (Note 9) | $\mathrm{V}_{\text {CC }}$ Power-up Rate | 0.2 | 50 |
| $\mathrm{t}_{\text {PUR }}$ (Note 10) | Power-up to Initiation of Read Operation |  | 1 |
| tPUW (Note 10) | Power-up to Initiation of Write Operation |  | $\mathrm{V} / \mathrm{ms}$ |

NOTES:
9. This parameter is not $100 \%$ tested
10. IPUR and tpuw are the delays required from the time the (last) power supply $\left(\mathrm{V}_{\mathrm{CC}}-\right)$ is stable until the specific instruction can be issued. These parameters are periodically sampled and not $100 \%$ tested.

## AC Test Conditions

| Input Pulse Levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :---: |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

## Equivalent A.C. Load Circuit



AC Timing High-Voltage Write Cycle Timing

| SYMBOL | PARAMETER | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCL }}$ | Clock Frequency |  | 400 | kHz |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock Cycle Time | 2500 |  | ns |
| $\mathrm{t}_{\mathrm{HIGH}}$ | Clock High Time | 600 |  | ns |
| t LOW | Clock Low Time | 1300 |  | ns |
| tSU:STA | Start Setup Time | 600 |  | ns |
| tHD:STA | Start Hold Time | 600 |  | ns |
| tSU:STO | Stop Setup Time | 600 |  | ns |
| tSU:DAT | SDA Data Input Setup Time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HD}: \text { DAT }}$ | SDA Data Input Hold Time | 30 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | SCL and SDA Rise Time |  | 300 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | SCL and SDA Fall Time |  | 300 | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | SCL Low to SDA Data Output Valid Time | 250 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | SDA Data Output Hold Time | 0 |  | ns |
| $t_{1}$ | Noise Suppression Time Constant at SCL and SDA inputs | 50 |  | ns |
| $t_{\text {BUF }}$ | Bus Free Time (Prior to Any Transmission) | 1300 |  | ns |
| ${ }^{\text {t }}$ SU:WPA | A0, A1 Setup Time | 0 |  | ns |
| $t_{\text {HD: }}$ WPA | A0, A1 Hold Time | 0 |  | ns |

High-VoItage Write Cycle Timing

| SYMBOL | PARAMETER | TYP | MAX |
| :---: | :--- | :---: | :---: |
| $t_{\text {WR }}$ | High-Voltage Write Cycle Time (store instructions) | 5 | 10 |

## XDCP Timing

| SYMBOL | PARAMETER | TYP | UNITS |
| :---: | :--- | :---: | :---: |
| $t_{\text {WRPO }}$ | Wiper Response Time After the Third (last) Power Supply is Stable | 8 | $\mu \mathrm{~s}$ |
| $t_{\text {WRL }}$ | Wiper Response Time After Instruction Issued (all load instructions) | 8 | $\mu \mathrm{~s}$ |

## Symbol Table

\(\left.$$
\begin{array}{lll}\text { WAVEFORM } & \begin{array}{l}\text { INPUTS } \\
\text { Must be } \\
\text { steady }\end{array} & \begin{array}{l}\text { OUTPUTS } \\
\text { Will be } \\
\text { steady }\end{array} \\
\text { May change } \\
\text { from Low to } \\
\text { High } \\
\text { May change } \\
\text { from High to } \\
\text { Low }\end{array}
$$ \quad \begin{array}{l}Will change <br>
from Low to <br>

High\end{array}\right\}\)| Will change |
| :--- |
| from High to |
| Low |

## Timing Diagrams

## Start and Stop Timing



## Input Timing



## Output Timing



XDCP Timing (For All Load Instructions)


## Write Protect and Device Address Pins Timing



## Applications Information

## Basic Configurations of Electronic Potentiometers



Three terminal Potentiometer; Variable voltage divider


Two terminal Variable Resistor; Variable current

## Application Circuits

NONINVERTING AMPLIFIER


VOLTAGE REGULATOR

$V_{U L}=\left\{R_{1} /\left(R_{1}+R_{2}\right)\right\} V_{O}($ max $)$ $R_{L}=\left\{R_{1} /\left(R_{1}+R_{2}\right)\right\} V_{O}(\min )$

## Application Circuits (Continued)



EQUIVALENT L-R CIRCUIT


frequency $\propto \mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{2}}, \mathrm{C}$ amplitude $\propto \mathbf{R}_{A}, \mathbf{R}_{\mathbf{B}}$

## Thin Shrink Small Outline Plastic Packages (TSSOP)



## NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " D " does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch ) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.047 | - | 1.20 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.031 | 0.041 | 0.80 | 1.05 | - |
| b | 0.0075 | 0.0118 | 0.19 | 0.30 | 9 |
| c | 0.0035 | 0.0079 | 0.09 | 0.20 | - |
| D | 0.195 | 0.199 | 4.95 | 5.05 | 3 |
| E1 | 0.169 | 0.177 | 4.30 | 4.50 | 4 |
| e | 0.026 |  | BSC | 0.65 |  |
| BSC | - |  |  |  |  |
| E | 0.246 | 0.256 | 6.25 | 6.50 | - |
| L | 0.0177 | 0.0295 | 0.45 | 0.75 | 6 |
| N | 14 |  |  | 14 |  |
| a | $0^{\circ}$ | $8^{0}$ | $0^{\circ}$ | $8^{0}$ | - |

Rev. 2 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

