## Single Digitally-Controlled (XDCP ${ }^{\text {TM }}$ ) Potentiometer

The X9110 integrates a single digitally controlled potentiometer (XDCP) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four non-volatile Data Registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array though the switches. Power-up recalls the contents of the default data register (DR0) to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## Features

- 1024 Resistor Taps - 10-Bit Resolution
- SPI Serial Interface for write, read, and transfer operations of the potentiometer
- Wiper Resistance, $40 \Omega$ Typical @ 5V
- Four Non-Volatile Data Registers
- Non-Volatile Storage of Multiple Wiper Positions
- Power-on Recall. Loads Saved Wiper Position on Power-up
- Standby Current < $3 \mu \mathrm{~A}$ Max
- System $\mathrm{V}_{\mathrm{CC}}: 2.7 \mathrm{~V}$ to 5.5 V Operation
- Analog V+/V-: -5V to +5 V
- $100 \mathrm{k} \Omega$ End to End Resistance
- 100 yr. Data Retention
- Endurance: 100, 000 Data Changes Per Bit Per Register
- 14 Ld TSSOP
- Dual Supply Version of the X9111
- Low Power CMOS
- Pb-Free Available (RoHS Compliant)


## Pinout

X9110
14 LD TSSOP TOP VIEW


## Functional Diagram



## Ordering Information

| PART NUMBER | PART MARKING | vCC LIMITS <br> (V) | POTENTIOMETE R RANGE (k $\Omega$ ) | TEMP RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X9110TV14 | X9110TV | $5 \pm 10$ | 100 | 0 to +70 | 14 Ld TSSOP | M14.173 |
| X9110TV14Z* (Note) | X9110TV Z |  |  | 0 to +70 | 14 Ld TSSOP (Pb-free) | M14.173 |
| X9110TV14I | X9110TV I |  |  | -40 to +85 | 14 Ld TSSOP | M14.173 |
| X9110TV14IZ (Note) | X9110TV Z I |  |  | -40 to +85 | 14 Ld TSSOP (Pb-free) | M14.173 |
| X9110TV14-2.7 | X9110TV F | 2.7 to 5.5 |  | 0 to +70 | 14 Ld TSSOP | M14.173 |
| X9110TV14Z-2.7 (Note) | X9110TV Z F |  |  | 0 to +70 | 14 Ld TSSOP (Pb-free) | M14.173 |
| X9110TV14I-2.7 | X9110TV G |  |  | -40 to +85 | 14 Ld TSSOP | M14.173 |
| X9110TV14IZ-2.7* (Note) | X9110TV Z G |  |  | -40 to +85 | 14 Ld TSSOP (Pb-free) | M14.173 |

*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Detailed Functional Diagram



## Circuit Level Applications

- Vary the gain of a voltage amplifier
- Provide programmable dc reference voltages for comparators and detectors
- Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- Vary the frequency and duty cycle of timer ICs
- Vary the dc biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits


## System Level Applications

- Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- Set the operating points in temperature control systems
- Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems


## Pin Descriptions

| PIN <br> (TSSOP) | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | V+ | Analog Supply Voltage |
| 2 | SO | Serial Data Output |
| 3 | AO | Device Address |
| 4 | SCK | Serial Clock |
| 5 | $\overline{\mathrm{WP}}$ | Hardware Write Protect |
| 6 | SI | Serial Data Input |
| 7 | V SS | System Ground |
| 8 | $\mathrm{~V}-$ | Analog Supply Voltage |
| 9 | $\overline{\mathrm{CS}}$ | Chip Select |
| 10 | $\overline{\mathrm{HOLD}}$ | Device Select. Pause the Serial Bus |

## Pin Descriptions (Continued)

| PIN <br> (TSSOP) | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 11 | $\mathrm{R}_{\mathrm{W}}$ | Wiper Terminal of the Potentiometer |
| 12 | $\mathrm{R}_{\mathrm{H}}$ | High Terminal of the Potentiometer |
| 13 | $\mathrm{R}_{\mathrm{L}}$ | Low Terminal of the Potentiometer |
| 14 | $\mathrm{~V}_{\mathrm{CC}}$ | System Supply Voltage |

## Bus Interface Pins

## SERIAL OUTPUT (SO)

SO is a serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out on the falling edge of the serial clock.

## SERIAL INPUT (SI)

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

## SERIAL CLOCK (SCK)

The SCK input is used to clock data into and out of the X9110.

## HOLD (HOLD)

$\overline{\mathrm{HOLD}}$ is used in conjunction with the $\overline{\mathrm{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, $\overline{\text { HOLD }}$ may be used to pause the serial communication with the controller without resetting the serial sequence. To pause, $\overline{\text { HOLD }}$ must be brought LOW while SCK is LOW. To resume communication, $\overline{\mathrm{HOLD}}$ is brought HIGH, again while SCK is LOW. If the pause feature is not used, $\overline{\text { HOLD }}$ should be held HIGH at all times.

## DEVICE ADDRESS (A0)

The address input is used to set the 8 -bit slave address. A match in the slave address serial data stream A0 must be made with the address input (AO) in order to initiate communication with the X9110.

## CHIP SELECT (CS)

When $\overline{\mathrm{CS}}$ is HIGH, the X9110 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. $\overline{\mathrm{CS}}$ LOW enables the X9110, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation.

## HARDWARE WRITE PROTECT INPUT ( $\overline{\mathrm{WP}}$ )

The $\overline{W P}$ pin when LOW prevents nonvolatile writes to the Data Registers.


FIGURE 1. DETAILED POTENTIOMETER BLOCK DIAGRAM

## Potentiometer Pins

$\mathbf{R}_{\mathbf{H}}, \mathbf{R}_{\mathbf{L}}$
The $R_{H}$ and $R_{L}$ pins are equivalent to the terminal connections on a mechanical potentiometer.

## $\mathrm{R}_{\mathrm{w}}$

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer.

## Bias Supply Pins

## SYSTEM SUPPLY VOLTAGE ( $\mathrm{V}_{\mathrm{CC}}$ ) AND SUPPLY GROUND ( $\mathrm{V}_{\mathrm{SS}}$ )

The $V_{C C}$ pin is the system supply voltage. The $V_{S S}$ pin is the system ground.

## ANALOG SUPPLY VOLTAGES (V+ AND V-)

These supplies are the analog voltage supplies for the potentiometer. The $\mathrm{V}+$ supply is tied to the wiper switches while the $V$ - supply is used to bias the switches and the internal $P+$ substrate of the integrated circuit. Both of these supplies set the voltage limits of the potentiometer.

## Principles Of Operation

## Device Description

SERIAL INTERFACE
The X9110 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked-in
on the rising SCK. $\overline{\mathrm{CS}}$ must be LOW and the $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{WP}}$ pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

## ARRAY DESCRIPTION

The X9110 is comprised of a resistor array (Figure 1). The array contains the equivalent of 1023 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_{H}$ and $R_{L}$ inputs).
At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (RW) output. Within the individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The 10 -bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches.

## WIPER COUNTER REGISTER (WCR)

The X9110 contains a Wiper Counter Register (see Table 1) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways: (1) it may be written directly by the host via the write Wiper Counter Register instruction (serial load); (2) it
may be written indirectly by transferring the contents of one of four associated Data Registers via the XFR Data Register;
(3) it is loaded with the contents of its data register zero (DRO) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9110 is powered-down. Although the register is automatically loaded with the value in DRO upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DRO value into the WCR.

## DATA REGISTERS (DR)

The potentiometer has four 10-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the Wiper Counter Register. All operations changing data in one of the Data Registers is a nonvolatile operation and will take a maximum of 10 ms .

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.
$\operatorname{DR}[9: 0]$ is used to store one of the 1024 wiper position (0~1023) (see Table 2).

## STATUS REGISTER (SR)

This 1-bit status register is used to store the system status (see Table 3).

WIP: Write In Progress status bit, read only.

- When WIP = 1 , indicates that high-voltage write cycle is in progress.
- When WIP=0, indicates that no high-voltage write cycle is in progress.

TABLE 1. WIPER CONTROL REGISTER, WCR (10-BIT), WCR9-WCR0: Used To Store The Current Wiper Position (Volatile, V)

| WCR9 | WCR8 | WCR7 | WCR6 | WCR5 | WCR4 | WCR3 | WCR2 | WCR1 | WCRO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V | V | V | V | V | V | V | V | V | V |
| (MSB) |  |  |  |  |  |  |  |  | (LSB) |

TABLE 2. DATA REGISTER, DR (10-BIT), BIT 9-BIT 0: Used to store wiper positions or data (Non-Volatile, NV)

| BIT 9 | BIT 8 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NV | NV | NV | NV | NV | NV | NV | NV | NV | NV |
| MSB |  |  |  |  |  |  |  | LSB |  |

TABLE 3. STATUS REGISTER, SR (1-BIT)
WIP
(LSB)

TABLE 4. IDENTIFICATION BYTE FORMAT


TABLE 5. INSTRUCTION BYTE FORMAT


## Device Instructions

## Identification Byte (ID and A)

The first byte sent to the X9110 from the host, following a $\overline{\mathrm{CS}}$ going HIGH to LOW, is called the Identification Byte. The most significant four bits of the slave address are a device type identifier. The ID[3:0] bits is the device ID for the X9110; this is fixed as $0101[\mathrm{~B}]$ (refer to Table 4).

The AO bit in the ID byte is the internal slave address. The physical device address is defined by the state of the AO input pin. The slave address is externally specified by the user. The X9110 compares the serial data stream with the address input state; a successful compare of the address bit is required for the X9110 to successfully continue the command sequence. Only the device whose slave address matches the incoming device address sent by the master executes the instruction. The AO input can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$. The $\mathrm{R} / \overline{\mathrm{W}}$ bit is used to set the device to either read or write mode.

## Instruction Byte and Register Selection

The next byte sent to the X9110 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (I[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 5.

Five of the seven instructions are four bytes in length. These instructions are:

- Read Wiper Counter Register - read the current wiper position of the selected pot
- Write Wiper Counter Register - change current wiper position of the selected pot
- Read Data Register - read the contents of the selected data register
- Write Data Register - write a new value to the selected data register
- Read Status - This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress

The basic sequence of the four byte instructions is illustrated in Figure 3. These four-byte instructions exchange data between the WCR and one of the Data Registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by $t_{\text {WRL }}$. A transfer from the WCR (current wiper position), to a Data Register is a write to nonvolatile memory and takes a minimum of $t_{W R}$ to complete. The transfer can occur between the potentiometer and one of its associated registers. The Read Status Register instruction is the only unique format (see Figure 4).

Two instructions require a two-byte sequence to complete (See Figure 2). These instructions transfer data between the host and the X9110; either between the host and one of the Data Registers or directly between the host and the Wiper Counter Register. These instructions are:

- XFR Data Register to Wiper Counter Register - This transfers the contents of one specified Data Register to the associated Wiper Counter Register
- XFR Wiper Counter Register to Data Register - This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register

See Instruction format for more details.

## Write in Process (WIP bit)

The contents of the Data Registers are saved to nonvolatile memory when the $\overline{\mathrm{CS}}$ pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command (See Figure 4).

## Power-up and Down Requirements

At all times, the $\mathrm{V}+$ voltage must be greater than or equal to the voltage at $R_{H}$ or $R_{L}$, and the voltage at $R_{H}$ or $R_{L}$ must be greater than or equal to the voltage at V -. During power-up and power-down, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}+$, and V - must reach their final values within 1 msec of each other.


FIGURE 2. TWO-BYTE INSTRUCTION SEQUENCE


FIGURE 3. FOUR-BYTE INSTRUCTION SEQUENCE (WRITE OR READ FOR WCR OR DATA REGISTERS)


FIGURE 4. FOUR-BYTE INSTRUCTION SEQUENCE (READ STATUS REGISTERS)

TABLE 6. INSTRUCTION SET

| INSTRUCTION |  | INSTRUCTION SET |  |  |  |  |  |  |  | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R/W | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | 0 | RB | RA | 0 | 0 |  |
| Read Wiper Counter Register | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Read the contents of the Wiper Counter Register |
| Write Wiper Counter Register | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Write new value to the Wiper Counter Register |
| Read Data Register | 1 | 1 | 0 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Read the contents of the Data Register pointed to RB-RA |
| Write Data Register | 0 | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Write new value to the Data Register pointed to RB-RA |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 1 | 0 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Data Register pointed to by RB-RA to the Wiper Counter Register |
| XFR Wiper Counter Register to Data Register | 0 | 1 | 1 | 1 | 0 | 1/0 | 1/0 | 0 | 0 | Transfer the contents of the Wiper Counter Register to the Data Register pointed to by RB-RA |
| Read Status (WIP bit) | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | Read the status of the internal write cycle, by checking the WIP bit (read status register). |

NOTE: $1 / 0=$ data is one or zero

## Instruction Format

Read Wiper Counter Register (WCR)


## Write Wiper Counter Register (WCR)

|  | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | Register Addresses |  |  |  | Wiper Position (Sent by Master on SI) |  |  |  |  |  |  |  | Wiper Position (Sent by Master on SI) |  |  |  |  |  |  |  | $\begin{gathered} \overline{\mathrm{CS}} \\ \text { Rising } \\ \text { Edge } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A0 | ¢ | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | X | X | X | X | X | X | W | W <br> $C$ <br> $R$ <br> 8 | $\begin{array}{\|l\|} \hline W \\ C \\ \mathrm{R} \\ 7 \end{array}$ | $\begin{aligned} & \hline \text { W } \\ & \text { C } \\ & \text { R } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { W } \\ \mathrm{C} \\ \mathrm{R} \\ 5 \end{array}$ | $\begin{aligned} & \hline \mathrm{W} \\ & \mathrm{C} \\ & \mathrm{R} \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \text { W } \\ & \text { C } \\ & \text { R } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{W} \\ & \mathrm{C} \\ & \mathrm{R} \\ & 2 \end{aligned}$ | W <br> C <br> R <br> 1 | W |  |

Read Data Register (DR)

|  | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | Register Addresses |  |  |  | Wiper Position (Sent by X9110 on SO) |  |  |  |  |  |  |  | Wiper Position (sent by X9110 on SO) |  |  |  |  |  |  |  | $\overline{C S}$ Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A0 | $\stackrel{\substack{11 \\ 13 \\ \text { ¢ }}}{ }$ | 1 | 0 | 1 | 0 | RB | RA | 0 | 0 | X | X | X | X | X | X | W <br> C <br> R <br> 9 | $\begin{gathered} \hline W \\ C \\ R \\ 8 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline W \\ C \\ R \\ 7 \\ \hline \end{array}$ | $\begin{aligned} & \text { W } \\ & \text { C } \\ & \text { R } \\ & 6 \end{aligned}$ | $\begin{array}{\|l\|} \hline W \\ C \\ R \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline W \\ C \\ R \\ 4 \end{array}$ | $\begin{array}{\|l\|} \hline W \\ C \\ \mathrm{R} \\ 3 \end{array}$ | $\begin{array}{\|l\|l} \hline W \\ C \\ R \\ 2 \end{array}$ | W C R 1 | \% |  |

Write Data Register (DR)


Transfer Data Register (DR) to Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ | Device Type Identifier |  |  |  | Device Addresses |  |  |  | Instruction Opcode |  |  |  | Register Address |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A0 | II 3 $\square$ | 1 | 1 | 0 | 0 | RB | RA | 0 | 0 |  |

## Transfer Wiper Counter Register (WCR) to Data Register (DR)



Read Status Register (SR)


NOTES:

1. "A0": stands for the device address sent by the master.
2. WCRx refers to wiper position data in the Wiper Counter Register
3. "X": Don't Care.

## Absolute Maximum Ratings

Voltage on SCK any Address Input
with Respect to $\mathrm{V}_{\mathrm{SS}}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . -1V to +7V
Voltage on $\mathrm{V}+$ (referenced to $\mathrm{V}_{\mathrm{SS}}$ ) (Note 8) . . . . . . . . . . . . . . . . . 10 V
Voltage on V - (referenced to $\mathrm{V}_{\mathrm{SS}}$ ) (Note 8) . . . . . . . . . . . . . . . . -10 -
(V+) - (V-) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 V

Any Voltage on $R_{L} / R_{H}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V-
IW (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 6 m$ m

## Thermal Information

| Thermal Resistance (Typical, Note 4) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| 14 Lead TSSOP | 90 |
| Temperature Under Bias | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |
| Storage Temperature. | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile. . . . . . . . . . http://www.intersil.com/pbfree/Pb-F | . .see link below |
| Recommended Operating Co |  |
| Temperature Range |  |
| Commercial | .$^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Industrial | . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Supply Voltage ( $\mathrm{V}_{\mathrm{Cc}}$ ) Limits ( Note 8 ) |  |
| X9110. . | . 5 V $\pm 10 \%$ |
| X9110-2.7. | . 2.7 V to 5.5V |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
4. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Analog Specifications Over recommended industrial (2.7V) operation conditions unless otherwise stated.


## NOTES:

5. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
6. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
7. $\mathrm{MI}=\mathrm{RTOT} / 1023$ or $\left(\mathrm{R}_{\mathrm{H}}-\mathrm{R}_{\mathrm{L}}\right) / 1023$, single pot
8. $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}+, \mathrm{V}$ - must reach their final values within 1 ms of each other.
9. $n=0,1,2, \ldots, 1023 ; m=0,1,2, \ldots, 1022$.
D.C. Operating Specifications Over the recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 13) | TYP | MAX <br> (Note 13) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {I CC1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (active) | $\begin{aligned} & \mathrm{f}_{\mathrm{SCK}}=2.5 \mathrm{MHz}, \mathrm{SO}=\mathrm{Open}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \text { Other Inputs }=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |  | 400 | $\mu \mathrm{A}$ |
| ${ }^{\text {I CC2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current (nonvolatile write) | $\begin{aligned} & \mathrm{f}_{\mathrm{SCK}}=2.5 \mathrm{MHz}, \mathrm{SO}=\text { Open, } \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \\ & \text { Other Inputs }=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | 1 | 5 | mA |
| $\mathrm{I}_{\text {SB }}$ | $\mathrm{V}_{\mathrm{CC}}$ Current (standby) | $\begin{aligned} & \mathrm{SCK}=\mathrm{SI}=\mathrm{V}_{\mathrm{SS}}, \mathrm{Addr} .=\mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{CS}=\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} \end{aligned}$ |  |  | 3 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -1 |  | $\mathrm{V}_{C C} \times 0.3$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{IOL}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \geq+3 \mathrm{~V}$ | $\mathrm{V}_{\text {CC }}-0.8$ |  |  | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{IOH}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}} \leq+3 \mathrm{~V}$ | $\mathrm{V}_{\text {CC }}-0.4$ |  |  | V |

## Endurance and Data Retention

| PARAMETER | MIN | UNITS |
| :---: | :---: | :---: |
| Minimum Endurance | 100,000 | Data changes per bit per register |
| Data Retention | 100 | years |

## Capacitance

| SYMBOL | TEST | TEST CONDITIONS | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN/OUT }}($ Notes 8,10$)$ | Input/Output Capacitance $(\mathrm{SI})$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}($ Note 10) | Output Capacitance $(\mathrm{SO})$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | pF |  |
| $\mathrm{C}_{\text {IN }}($ Note 10) | Input Capacitance $(\mathrm{AO}, \overline{\mathrm{CS}}, \overline{\mathrm{WP}, \overline{\mathrm{HOLD}}, \text { and SCK) }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | pF |  |

## Power-up Timing

| SYMBOL | PARAMETER | MIN | MAX |
| :---: | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}} \mathrm{V}_{\text {CC }}$ (Note 10) | $\mathrm{V}_{\text {CC }}$ Power-up Rate | 0.2 | 50 |
| $\mathrm{t}_{\text {PUR }}$ (Notes 10, 11) | Power-up to Initiation of Read Operation |  | UNITS |
| $\mathrm{t}_{\text {PUW }}$ (Note 11) | Power-up to Initiation of Write Operation |  | $\mathrm{V} / \mathrm{ms}$ |

## NOTES:

10. Limits established by characterization and are not production tested.
11. tPUR $^{2}$ and tPUW are the delays required from the time the (last) power supply ( $\mathrm{V}_{\mathrm{CC}}-$ ) is stable until the specific instruction can be issued.
12. ESD Rating on $R_{H}, R_{L}, R_{W}$ pins is 1.5 kV (HBM, $1.0 \mu \mathrm{~A}$ leakage maximum), ESD rating on all other pins is 2.0 kV .
13. Parts are $100 \%$ tested at $+25^{\circ} \mathrm{C}$. Over-temperature limits established by characterization and are not production tested.

## A.C. Test Conditions

| Input Pulse Levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :---: |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

## Equivalent A.C. Load Circuit



SPICE MACRO MODEL


## AC Timing

| SYMBOL | PARAMETER | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCK }}$ | SSI/SPI Clock Frequency |  | 2.0 | MHz |
| ${ }^{\text {t }}$ CYC | SSI/SPI Clock Cycle Time | 400 |  | ns |
| ${ }^{\text {WWH }}$ | SSI/SPI Clock High Time | 150 |  | ns |
| $t_{W L}$ | SSI/SPI Clock Low Time | 150 |  | ns |
| $t_{\text {LEAD }}$ | Lead Time | 150 |  | ns |
| $t_{\text {LAG }}$ | Lag Time | 150 |  | ns |
| ${ }_{\text {t }}^{\text {U }}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Setup Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Input Rise Time |  | 50 | ns |
| $\mathrm{t}_{\mathrm{FI}}$ | SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ Input Fall Time |  | 50 | ns |
| ${ }^{\text {DIS }}$ | SO Output Disable Time | 0 | 500 | ns |
| tv | SO Output Valid Time |  | 100 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SO Output Hold Time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SO Output Rise Time |  | 50 | ns |
| $\mathrm{t}_{\mathrm{FO}}$ | SO Output Fall Time |  | 50 | ns |
| $\mathrm{t}_{\text {HOLD }}$ | $\overline{\text { HOLD }}$ Time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{HSU}}$ | $\overline{\text { HOLD Setup Time }}$ | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HH}}$ | $\overline{\text { HOLD }}$ Hold Time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | HOLD Low to Output in High Z |  | 100 | ns |
| $t_{L Z}$ | $\overline{\text { HOLD }}$ High to Output in Low Z |  | 100 | ns |
| $\mathrm{T}_{1}$ | Noise Suppression Time Constant at SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ Inputs |  | 20 | ns |
| ${ }^{\text {t }} \mathrm{CS}$ | $\overline{\mathrm{CS}}$ Deselect Time | 100 |  | ns |
| tWPASU | $\overline{\text { WP, A0 Setup Time }}$ | 0 |  | ns |
| twPAH | $\overline{\mathrm{WP}}, \mathrm{AO}$ Hold Time | 0 |  | ns |

## High-Voltage Write Cycle Timing

| SYMBOL | PARAMETER | TYP | MAX | UNITS |
| :---: | :--- | :---: | :---: | :---: |
| $t_{\text {WR }}$ | High-Voltage Write Cycle Time (store instructions) | 5 | 10 | ms |

## XDCP Timing

| SYMBOL | PARAMETER | MIN | MAX |
| :---: | :--- | :---: | :---: |
| $t_{\text {WRPO }}$ | Wiper Response Time After the Third (last) Power Supply is Stable | 5 | 10 |
| $t_{\text {WRL }}$ | Wiper Response Time After Instruction Issued (all load instructions) | 5 | $\mu \mathrm{C}$ |

## Symbol Table

$\left.\begin{array}{lll}\text { WAVEFORM } & \begin{array}{l}\text { INPUTS } \\ \text { Must be } \\ \text { steady }\end{array} & \begin{array}{l}\text { OUTPUTS }\end{array} \\ \text { Will be } \\ \text { steady }\end{array}\right\}$

## Timing Diagrams

## Input Timing



Output Timing


Hold Timing


XDCP Timing (For All Load Instructions)


## Write Protect And Device Address Pins Timing



## Applications information

## Basic Configurations Of Electronic Potentiometers



Three terminal Potentiometer; Variable voltage divider


Two terminal Variable Resistor; Variable current

## Application Circuits

NONINVERTING AMPLIFIER


OFFSET VOLTAGE ADJUSTMENT



COMPARATOR WITH HYSTERISIS

$\mathrm{V}_{\mathrm{UL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}(\max )$
$R_{L}=\left\{R_{1}\left(R_{1}+R_{2}\right)\right\} V_{O}(\min )$

Application Circuits (continued)

$\mathrm{V}_{\mathrm{O}}=\mathrm{G} \mathrm{V}_{\mathrm{S}}$
$-1 / 2 \leq G \leq+1 / 2$

INVERTING AMPLIFIER

$\mathrm{V}_{\mathrm{O}}=\mathrm{G} \mathrm{V}_{\mathrm{S}}$
$G=-R_{\mathbf{2}} / R_{1}$

FILTER

$\mathrm{G}_{\mathrm{O}}=1+\mathrm{R}_{2} / \mathrm{R}_{1}$
$\mathrm{fc}=\mathbf{1 / ( 2 \pi R C )}$

EQUIVALENT L-R CIRCUIT


FUNCTION GENERATOR

frequency $\propto \mathbf{R}_{\mathbf{1}}, \mathbf{R}_{\mathbf{2}}, \mathbf{C}$ amplitude $\propto \mathbf{R}_{\mathbf{A}}, \mathbf{R}_{\mathbf{B}}$

## Thin Shrink Small Outline Plastic Packages (TSSOP)



## NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm (0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " $L$ " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch ) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch ).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.047 | - | 1.20 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.031 | 0.041 | 0.80 | 1.05 | - |
| b | 0.0075 | 0.0118 | 0.19 | 0.30 | 9 |
| c | 0.0035 | 0.0079 | 0.09 | 0.20 | - |
| D | 0.195 | 0.199 | 4.95 | 5.05 | 3 |
| E1 | 0.169 | 0.177 | 4.30 | 4.50 | 4 |
| e | 0.026 |  | BSC | 0.65 |  |
| ESC | - |  |  |  |  |
| E | 0.246 | 0.256 | 6.25 | 6.50 | - |
| L | 0.0177 | 0.0295 | 0.45 | 0.75 | 6 |
| N | 14 |  | 14 |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

Rev. 2 4/06

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

