## FEATURES

8-Bit, Low Power ADC: 200 mW Typical 120 MHz Analog Bandwidth
On-Chip 2.5 V Reference and Track-and-Hold
1 V p-p Analog Input Range
Single 5 V Supply Operation
5 V or 3 V Logic Interface
Power-Down Mode: <10 mW
3 Performance Grades (40 MSPS, 60 MSPS, 80 MSPS)
APPLICATIONS
Digital Communications (QAM Demodulators)
RGB and YC/Composite Video Processing
Digital Data Storage Read Channels
Medical Imaging
Digital Instrumentation

## FUNCTIONAL BLOCK DIAGRAM


power-down function may be exercised to bring total consumption to $<10 \mathrm{~mW}$. In power-down mode, the digital outputs are driven to a high impedance state.

Fabricated on an advanced BiCMOS process, the AD9057 is available in a space-saving 20-lead shrink small outline package (20-lead SSOP) and is specified over the industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$.
Customers desiring multichannel digitization may consider the AD9059, a dual 8-bit, 60 MSPS monolithic based on the AD9057 ADC core. The AD9059 is available in a 28 -lead sur-face-mount plastic package (28-lead SSOP) and is specified over the industrial temperature range.

REV. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.



| Parameter | Temp | Test Level | AD9057BRS-40 |  |  | AD9057BRS-60 |  |  | AD9057BRS-80 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| DIGITAL OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |
| Logic 1 Voltage ( $\left.\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right)$ | Full | VI | 2.95 |  |  | 2.95 |  |  | 2.95 |  |  | V |
| Logic 1 Voltage ( $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ | Full | IV | 4.95 |  |  | 4.95 |  |  | 4.95 |  |  | V |
| Logic 0 Voltage | Full | VI |  |  | 0.05 |  |  | 0.05 |  |  | 0.05 | V |
| Output Coding |  |  | Offset | Binary | Code | Offset | Binary | Code | Offse | Binary | Code |  |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{D}}$ Supply Current ( $\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V}$ ) | Full | VI |  | 36 | 48 |  | 38 | 48 |  | 40 | 51 | mA |
| $\mathrm{V}_{\mathrm{DD}}$ Supply Current $\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right)^{4}$ | Full | VI |  | 4.0 | 6.5 |  | 5.5 | 6.5 |  | 7.4 | 8.8 | mA |
| Power Dissipation ${ }^{5,6}$ | Full | VI |  | 192 | 260 |  | 205 | 260 |  | 220 | 281 | mW |
| Power-Down Dissipation | Full | VI |  | 6 | 10 |  |  | 10 |  |  | 10 | mW |
| Power Supply Rejection Ratio (PSRR) | $25^{\circ} \mathrm{C}$ | V |  | 3 |  |  | 3 |  |  | 3 |  | mV/V |

## NOTES

${ }^{1}$ Gain error and gain temperature coefficient are based on the ADC only (with a fixed 2.5 V external reference).
${ }^{2} \mathrm{t}_{\mathrm{V}}$ and $\mathrm{t}_{\mathrm{PD}}$ are measured from the 1.5 V level of the encode to the $10 \% / 90 \%$ levels of the digital output swing. The digital output load during test is not to exceed an ac load of 10 pF or a dc current of $\pm 40 \mu \mathrm{~A}$.
${ }^{3}$ SNR/harmonics based on an analog input voltage of -0.5 dBFS referenced to a 1.0 V full-scale input range.
${ }^{4}$ Digital supply current based on $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ output drive with $<10 \mathrm{pF}$ loading under dynamic test conditions.
${ }^{5}$ Power dissipation is based on specified encode and 10.3 MHz analog input dynamic test conditions ( $\mathrm{V}_{\mathrm{D}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 5 \%$ ).
${ }^{6}$ Typical thermal impedance for the RS style (SSOP) 20-lead package: $\theta_{\mathrm{JC}}=46^{\circ} \mathrm{C} / \mathrm{W}, \theta_{\mathrm{CA}}=80^{\circ} \mathrm{C} / \mathrm{W}$, and $\theta_{\mathrm{JA}}=126^{\circ} \mathrm{C} / \mathrm{W}$.
Specifications subject to change without notice.
EXPLANATION OF TEST LEVELS
\(\left.$$
\begin{array}{l|l}\hline \text { Test Level } & \text { Description } \\
\hline \text { I } & 100 \% \text { production tested. } \\
\text { II } & \begin{array}{l}100 \% \text { production tested at } 25^{\circ} \mathrm{C} \text { and sample } \\
\text { tested at specified temperatures. }\end{array} \\
\text { III } & \begin{array}{l}\text { Sample tested only. } \\
\text { IV }\end{array}
$$ <br>
Parameter is guaranteed by design and charac- <br>

terization testing.\end{array}\right\}\)| Parameter is a typical value only. |
| :--- |
| V VI | | $100 \%$ production tested at $25^{\circ} \mathrm{C}$; guaranteed |
| :--- |
| by design and characterization testing |
| for industrial temperature range. |



|  |  | MIN | TYP | MAX |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{A}}$ | APERTURE DELAY |  | 2.7 ns |  |
| $\mathrm{t}_{\mathrm{EH}}$ | PULSEWIDTH HIGH |  |  | 166 ns |
| $\mathrm{t}_{\mathrm{EL}}$ | PULSEWIDTH LOW |  |  | 166 ns |
| $\mathrm{t}_{\mathrm{V}}$ | OUTPUT VALID TIME | 4.0 ns | 6.6 ns |  |
| $\mathrm{t}_{\mathrm{PD}}$ | OUTPUT PROP DELAY |  | 9.5 ns |  |

Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS*

| $\mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\mathrm{DD}}$ | 7 V |
| :---: | :---: |
| Analog Inputs | -0.5 V to $\mathrm{V}_{\mathrm{D}}+0.5 \mathrm{~V}$ |
| Digital Inputs | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| VREF Input | -0.5 V to $\mathrm{V}_{\mathrm{D}}+0.5 \mathrm{~V}$ |
| Digital Output Current | 20 mA |
| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Maximum Case Temperature | $150^{\circ} \mathrm{C}$ |

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

| Model | Temperature <br> Range | Package Option* |
| :--- | :--- | :--- |
| AD9057BRS-40 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RS-20 |
| AD9057BRS-60 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RS-20 |
| AD9057BRS-80 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | RS-20 |
| AD9057/PCB | $25^{\circ} \mathrm{C}$ | Evaluation Board |

*RS $=$ Shrink Small Outline Package (SSOP).
Table I. Digital Coding (VREF $=2.5 \mathrm{~V}$ )

| Analog Input | Voltage Level | Digital Output |
| :--- | :--- | :--- |
| 3.0 V | Positive Full Scale | 11111111 |
| 2.502 V | Midscale +1/2 LSB | 10000000 |
| 2.498 V | Midscale -1/2 LSB | 01111111 |
| 2.0 V | Negative Full Scale | 00000000 |

## PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | PWRDN | Power-Down Function Select; Logic High for Power-Down Mode (Digital Outputs Go to High Impedance State). |
| 2 | VREF OUT | Internal Reference Output (2.5 V typ); Bypass with $0.1 \mu \mathrm{~F}$ to Ground. |
| 3 | VREF IN | Reference Input for ADC ( 2.5 V typ, $\pm 10 \%$ ). |
| 4, 9, 16 | GND | Ground (Analog/Digital). |
| 5,8 | $V_{\text {D }}$ | Analog 5 V Power Supply. |
| 6 | BIAS OUT | Bias Pin for AC Coupling ( $1 \mathrm{k} \Omega$ to REF IN). |
| 7 | AIN | Analog Input for ADC. |
| 10 | ENCODE | Encode Clock for ADC (ADC Samples on Rising Edge of Encode). |
| 11-14, 17-20 | D7-D0 | Digital Outputs of ADC. |
| 15 | $\mathrm{V}_{\mathrm{DD}}$ | Digital Output Power Supply; Nominally 3 V to 5 V . |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9057 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TPC 1. Spectral Plot $60 \mathrm{MSPS}, 10.3 \mathrm{MHz}$


TPC 2. Spectral Plot $60 \mathrm{MSPS}, 76 \mathrm{MHz}$


TPC 3. SINAD/SNR vs. AIN Frequency


TPC 4. Harmonic Distortion vs. AIN Frequency


TPC 5. Two-Tone Intermodulation Distortion


TPC 6. SINAD/SNR vs. Encode Rate


TPC 7. Power Dissipation vs. Encode Rate


TPC 8. SINAD/SNR vs. Temperature


TPC 9. ADC Gain vs. Temperature (with External 2.5 V Reference)


TPC 10. $t_{P D}$ vs. Temperature/Supply $\left(V_{D D}=3 \mathrm{~V} / 5 \mathrm{~V}\right)$


TPC 11. SINAD/SNR vs. Encode Pulsewidth


TPC 12. ADC Frequency Response

REV. D

## THEORY OF OPERATION

The AD9057 combines Analog Devices' proprietary MagAmp gray code conversion circuitry with flash converter technology to provide a high performance, low cost ADC. The design architecture ensures low power, high speed, and 8-bit accuracy. A single-ended TTL/CMOS compatible ENCODE input controls ADC timing for sampling the analog input pin and strobing the digital outputs (D7-D0). An internal voltage reference (VREF OUT) may be used to control ADC gain and offset or an external reference may be applied.
The analog input signal is buffered at the input of the ADC and applied to a high speed track-and-hold. The track-and-hold circuit holds the analog input value during the conversion process (beginning with the rising edge of the encode command). The track-and-hold's output signal passes through the gray code and flash conversion stages to generate coarse and fine digital representations of the held analog input level. Decode logic combines the multistage data and aligns the 8 -bit word for strobed outputs on the rising edge of the encode command. The MagAmp/Flash architecture of the AD9057 results in three pipeline delays for the output data.

## USING THE AD9057

## Analog Inputs

The AD9057 provides a single-ended analog input impedance of $150 \mathrm{k} \Omega$. The input requires a dc bias current of $6 \mu \mathrm{~A}$ (typical) centered near $2.5 \mathrm{~V}( \pm 10 \%)$. The dc bias may be provided by the user or may be derived from the ADC's internal voltage reference. Figure 2 shows a low cost dc bias implementation allowing the user to capacitively couple ac signals directly into the ADC without additional active circuitry. For best dynamic performance, the VREF OUT pin should be decoupled to ground with a $0.1 \mu \mathrm{~F}$ capacitor (to minimize modulation of the reference voltage) and the bias resistor should be approximately $1 \mathrm{k} \Omega$. A $1 \mathrm{k} \Omega$ bias resistor ( $\pm 20 \%$ ) is included within the AD9057 and may be used to reduce application board size and complexity.


Figure 2. Capacitively Coupled AD9057
Figure 3 shows typical connections for high performance dc biasing using the ADC's internal voltage reference. All components may be powered from a single 5 V supply. In the example, analog input signals are referenced to ground.


Figure 3. DC-Coupled AD9057 (Inverted VIN)

## Voltage Reference

A stable and accurate 2.5 V voltage reference is built into the AD9057 (VREF OUT). The reference output may be used to set the ADC gain/offset by connecting VREF OUT to VREF IN. The internal reference is capable of providing $300 \mu \mathrm{~A}$ of drive current (for dc biasing the analog input or other user circuitry).
Some applications may require greater accuracy, improved temperature performance, or gain adjustments that cannot be obtained using the internal reference. An external voltage may be applied to the VREF IN with VREF OUT disconnected for gain adjustment of up to $\pm 10 \%$ (the VREF IN pin is internally tied directly to the ADC circuitry). ADC gain and offset will vary simultaneously with external reference adjustment with a 1:1 ratio (a $2 \%$ or 50 mV adjustment to the 2.5 V reference varies ADC gain by $2 \%$ and ADC input range center offset by 50 mV ). Theoretical input voltage range versus reference input voltage may be calculated from the following equations:

$$
\begin{array}{ll}
V_{\text {RANGE }}(p-p) & =V R E F I N / 2.5 \\
V_{\text {MIDSCALE }} & =V R E F I N \\
V_{\text {TOP-OF-RANGE }} & =V R E F I N+V_{\text {RANGE }} / 2 \\
V_{\text {BOTTOM-OF-RANGE }} & =V R E F I N-V_{\text {RANGE }} / 2
\end{array}
$$

## Digital Logic (5 V/3 V Systems)

The digital inputs and outputs of the AD9057 can easily be configured to interface directly with 3 V or 5 V logic systems. The encode and power-down (PWRDN) inputs are CMOS stages with TTL thresholds of 1.5 V , making the inputs compatible with TTL, 5 V CMOS, and 3 V CMOS logic families. As with all high speed data converters, the encode signal should be clean and jitter free to prevent degradation of ADC dynamic performance.
The AD9057's digital outputs will also interface directly with 5 V or 3 V CMOS logic systems. The voltage supply pin ( $\mathrm{V}_{\mathrm{DD}}$ ) for these CMOS stages is isolated from the analog $V_{D}$ voltage supply. By varying the voltage on this supply pin, the digital output high level will change for 5 V or 3 V systems. Optimum SNR is obtained running the outputs at 3 V . Care should be taken to isolate the $\mathrm{V}_{\mathrm{DD}}$ supply voltage from the 5 V analog supply to minimize digital noise coupling into the ADC.

The AD9057 provides high impedance digital output operation when the ADC is driven into power-down mode (PWRDN, logic high). A 200 ns (minimum) power-down time should be provided before a high impedance characteristic is required at the outputs. A 200 ns power-up period should be provided to ensure accurate ADC output data after reactivation (valid output data is available three clock cycles after the 200 ns delay).

## Timing

The AD9057 is guaranteed to operate with conversion rates from 5 MSPS to 80 MSPS depending on grade. The ADC is designed to operate with an encode duty cycle of $50 \%$, but performance is insensitive to moderate variations. Pulsewidth variations of up to $\pm 10 \%$ (allowing the encode signal to meet the minimum/ maximum high/low specifications) will cause no degradation in ADC performance (see Figure 1 timing diagram).

## Power Dissipation

The power dissipation of the AD9057 is specified to reflect a typical application setup under the following conditions: analog input is -0.5 dBFS at $10.3 \mathrm{MHz}, \mathrm{V}_{\mathrm{D}}$ is $5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}$ is 3 V , and digital outputs are loaded with 7 pF typical ( 10 pF maximum). The actual dissipation will vary as these conditions are modified in user applications. TPC 7 shows typical power consumption for the AD9057 versus ADC encode frequency and $V_{D D}$ supply voltage.
A power-down function allows users to reduce power dissipation when ADC data is not required. A TTL/CMOS high signal (PWRDN) shuts down portions of the ADC and brings total power dissipation to less than 10 mW . The internal band gap voltage reference remains active during power-down mode to minimize ADC reactivation time. If the power-down function is not desired, Pin 1 should be tied to ground.

## APPLICATIONS

The wide analog bandwidth of the AD9057 makes it attractive for a variety of high performance receiver and encoder applications. Figure 4 shows two ADCs in a typical low cost I and Q demodulator implementation for cable, satellite, or wireless LAN modem receivers. The excellent dynamic performance of the ADC at higher analog input frequencies and encode rates empowers users to employ direct IF sampling techniques (refer to TPC 2 spectral plot). IF sampling eliminates or simplifies analog mixer and filter stages to reduce total system cost and power.


Figure 4. I and Q Digital Receiver
The high sampling rate and analog bandwidth of the AD9057 are ideal for computer RGB video digitizer applications. With a
full-power analog bandwidth of $2 \times$ the maximum sampling rate, the ADC provides sufficient pixel-to-pixel transient settling time to ensure accurate 60 MSPS video digitization. Figure 5 shows a typical RGB video digitizer implementation for the AD9057.


Figure 5. RGB Video Encoder

## Evaluation Board

The AD9057/PCB evaluation board provides an easy-to-use analog/digital interface for the 8 -bit, 60 MSPS ADC. The board includes typical hardware configurations for a variety of high speed digitization evaluations. On-board components include the AD9057 (in the 20-lead SSOP package), an optional analog input buffer amplifier, a digital output latch, board timing drivers, an analog reconstruction digital-to-analog converter, and configurable jumpers for ac coupling, dc coupling, and power-down function testing. The board is configured at shipment for dc coupling using the AD9057's internal voltage reference.
For dc-coupled analog input applications, amplifier U2 is configured to operate as a unity gain inverter with adjustable offset for the analog input signal. For full-scale ADC drive, the analog input signal should be 1 V p-p into $50 \Omega$ (R1) referenced to ground ( 0 V ). The amplifier offsets the analog signal by +VREF (2.5 V typical) to center the voltage for proper ADC input drive. For dc-coupled operation, connect E1 to E2 (analog input to R2) and E11 to E12 (amplifier output to analog input of AD9057) using the board jumper connectors. DC offset of the analog input signal can be modified by adjusting potentiometer R10.
For ac-coupled analog input applications, amplifier U2 is removed from the analog signal path. The analog signal is coupled into the input of the AD9057 through capacitor C 2 . The ADC pulls analog input bias current from the VREF IN voltage through the $1 \mathrm{k} \Omega$ resistor internal to the AD9057 (BIAS OUT). The analog input signal to the board should be 1 V p-p into $50 \Omega$ (R1) for full-scale ADC drive. For ac-coupled operation, connect E1 to E3 (analog input A to C2 feedthrough capacitor) and E 10 to E 12 ( C 2 to the analog input and internal bias resistor) using the board jumper connectors.
The on-board reference voltage may be used to drive the ADC or an external reference may be applied. To use the internal voltage reference, connect E6 to E5 (VREF OUT to VREF IN). To apply an external voltage reference, connect E4 to E5 (external reference from the REF banana jack to VREF IN). The external voltage reference should be $2.5 \mathrm{~V} \pm 10 \%$.

The power-down function of the AD9057 can be done through a board jumper connection. Connect E7 to E9 (5 V to PWRDN) for power-down operation. For normal operation, connect E8 to E9 (ground to PWRDN).
The encode signal source should be TTL/CMOS compatible and capable of driving a $50 \Omega$ termination (R7). The digital outputs of the AD9057 are buffered through latches on the evaluation board (U3) and are available for the user at connector Pins 30 to 37. Latch timing is derived from the ADC encode clock and a digital clocking signal is provided for the board user at connector Pins 2 and 21.
An on-board reconstruction digital-to-analog converter is available for quick evaluations of ADC performance using an
oscilloscope or spectrum analyzer. The DAC converts the ADC's digital outputs to an analog signal for examination at the DAC OUT connector. The DAC is clocked at the ADC encode frequency. The AD9760 is a 10-bit/ 100 MSPS single 5 V supply DAC. The reconstruction signal facilitates quick system troubleshooting or confirmation of ADC functionality without requiring external digital memory, timing, or display interfaces. The DAC can be used for limited dynamic testing, but customers should note that test results will be based on the combined performance of the ADC and DAC (the best ADC performance will be recognized by evaluating the digital outputs of the ADC directly).


Bias Output

$V_{\text {REF }}$ Output

$V_{\text {REF }}$ Input

Figure 6. Equivalent Circuits


Figure 7. Evaluation Board Schematic


Figure 8. Evaluation Board Layout

## OUTLINE DIMENSIONS

20-Lead Shrink Small Outline Package [SSOP]
(RS-20)
Dimensions shown in millimeters


## Revision History

Location ..... Page
5/03-Data Sheet changed from REV. C to REV. D.
Change to SPECIFICATIONS ..... 3
Updated OUTLINE DIMENSIONS ..... 12
9/01—Data Sheet changed from REV. B to REV. C.
Edit to ABSOLUTE MAXIMUM RATINGS ..... 4

