

# ADC12DL040 Dual 12-Bit, 40 MSPS, 3V, 210mW A/D Converter General Description Features

The ADC12DL040 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 40 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption while providing excellent dynamic performance and a 250 MHz Full Power Bandwidth. Operating on a single +3.0V power supply, the ADC12DL040 achieves 11.1 effective bits at nyquist and consumes just 210 mW at 40 MSPS, including the reference current. The Power Down feature reduces power consumption to 36 mW.

The differential inputs provide a full scale differential input swing equal to 2 times  $V_{\text{REF}}$  with the possibility of a singleended input. Full use of the differential input is recommended for optimum performance. The digital outputs from the two ADC's are available on a single multiplexed 12-bit bus or on separate buses. Duty cycle stabilization and output data format are selectable using a quad state function pin. The output data can be set for offset binary or two's complement.

To ease interfacing to lower voltage systems, the digital output driver power pins of the ADC12DL040 can be connected to a separate supply voltage in the range of 2.4V to the analog supply voltage.

This device is available in the 64-lead TQFP package and will operate over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. An evaluation board is available to ease the evaluation process.

- Single +3.0V supply operation
- Internal sample-and-hold
- Internal reference
- Outputs 2.4V to 3.6V compatible
- Power down mode
- Duty Cycle Stabilizer
- Multiplexed Output Mode

# **Key Specifications**

- Resolution
- DNL
- SNR (f<sub>IN</sub> = 10 MHz)
- SFDR (f<sub>IN</sub> = 10 MHz)
- Data Latency
- Power Consumption
- Operating
- -- Power Down Mode

# **Applications**

- Ultrasound and Imaging
- Instrumentation
- Communications Receivers
- Sonar/Radar
- xDSL
- Cable Modems
- DSP Front Ends


12 Bits ±0.3 LSB (typ) ADC12DL040 Dual 12-Bit, 40 MSPS, 3V, 210mW A/D Converter

- 69 dB (typ) 85 dB (typ)
- 7 Clock Cycles

210 mW (typ)

36 mW (typ)






TRI-STATE® is a registered trademark of National Semiconductor Corporation

© 2005 National Semiconductor Corporation DS201002

# **Ordering Information**

Industrial (–40°C $\leq$ T <sub>A</sub> $\leq$ +85°C)	Package
ADC12DL040CIVS	64 Pin TQFP
ADC12DL040EVAL	Evaluation Board

# **Block Diagram**



Pin No.	Symbol	Equivalent Circuit	Description
ANALOG I/O			
15 2	V <sub>IN</sub> A+ V <sub>IN</sub> B+		Differential analog input pins. With a 1.0V reference voltage the differential full-scale input signal level is 2.0 $V_{P-P}$ with each input pin voltage centered on a common mode voltage, $V_{CM}$ . The negative input pins may be connected to $V_{CM}$ for single-ended operation, but a differential input signal is
16 1	V <sub>IN</sub> A– V <sub>IN</sub> B–		required for best performance.
7	V <sub>REF</sub>		This pin is the reference select pin and the external reference input. If $(V_A - 0.3V) < V_{REF} < V_A$ , the internal 1.0V reference is selected. If AGND $< V_{REF} < (AGND + 0.3V)$ , the internal 0.5V reference is selected. If a voltage in the range of 0.8V to 1.2V is applied to this pin, that voltage is used as the reference. $V_{REF}$ should be bypassed to AGND with a 0.1 µF capacitor when an external reference is used.
21	DF/DCS	V <sub>A</sub> V <sub>Float</sub>	This is a four-state pin. DF/DCS = $V_A$ , output data format is offset binary with duty cycle stabilization applied to the input clock DF/DCS = AGND, output data format is 2's complement, with duty cycle stabilization applied to the input clock. DF/DCS = $V_{RM}A$ or $V_{RM}B$ , output data is 2's complement without duty cycle stabilization applied to the input clock DF/DCS = "float", output data is offset binary without duty cycle stabilization applied to the input clock.
13 5	V <sub>RP</sub> A V <sub>RP</sub> B		These pins are high impedance reference bypass pins. All these pins should each be bypassed to ground with a 0.1 $\mu$ F
14 4	V <sub>RM</sub> A V <sub>RM</sub> B		capacitor. A 10 $\mu$ F capacitor should be placed between the V <sub>RP</sub> A and V <sub>RN</sub> A pins and between the V <sub>RP</sub> B and V <sub>RN</sub> B pins. V <sub>RM</sub> A and V <sub>RM</sub> B may be loaded to 1mA for use as a temperature stable 1.5V reference. The remaining pins should
12 6	V <sub>RN</sub> A V <sub>RN</sub> B		not be loaded.
DIGITAL I/O		1	
60	CLK		Digital clock input. The range of frequencies for this input is as specified in the electrical tables with guaranteed performance at 40 MHz. The input is sampled on the rising edge.
22 41	OEA OEB		OEA and OEB are the output enable pins that, when low, holds their respective data output pins in the active state. When either of these pins is high, the corresponding outputs are in a high impedance state.

Pin No.	Symbol	Equivalent Circuit	Description
59	PD	V <sub>A</sub> P	PD is the Power Down input pin. When high, this input puts the converter into the power down mode. When this pin is low, the converter is in the active mode.
11	MULTIPLEX		<ul> <li>When low, "A" and "B" data is present on it's respective data output lines (Parallel Mode).</li> <li>When high, both "A" and "B" channel data is present on the "DA0:DA11" digital outputs (Multiplex Mode). The DB0/ABb pi is used to synchronize the data.</li> </ul>
24–29 34–39	DA0-DA11		Digital data output pins that make up the 12-bit conversion results of their respective converters. DA0 and DB0 are the
43–47 52–57	DB1–DB11		LSBs, while DA11 and DB11 are the MSBs of the output word Output levels are TTL/CMOS compatible. Optimum loading is < 10pF.
42	DB0/ABb		When MULTIPLEX is low, this is DB0. When MULTIPLEX is high this is the ABb signal, which is use to synchronize the multiplexed data. ABb changes synchronously with the Multiplexed "A" and "B" channels. ABb is "high" when "A" channel data is valid and is "low" when "B" channel data is valid.
ANALOG POV	VER		
9, 18, 19, 62, 63	V <sub>A</sub>		Positive analog supply pins. These pins should be connected to a quiet +3.0V source and bypassed to AGND with 0.1 $\mu$ F capacitors located within 1 cm of these power pins, and with a 10 $\mu$ F capacitor.
3, 8, 10, 17, 20, 61, 64	AGND		The ground return for the analog supply.
DIGITAL POW	/ER		
33, 48	V <sub>D</sub>		Positive digital supply pin. This pin should be connected to the same quiet +3.0V source as is $V_A$ and be bypassed to DGND with a 0.1 $\mu$ F capacitor located within 1 cm of the power pin and with a 10 $\mu$ F capacitor.
32, 49	DGND		The ground return for the digital supply.
30, 51	V <sub>DR</sub>		Positive driver supply pin for the ADC12DL040's output driver This pin should be connected to a voltage source of +2.4V to $V_D$ and be bypassed to DR GND with a 0.1 $\mu$ F capacitor. If the supply for this pin is different from the supply used for $V_A$ and $V_D$ , it should also be bypassed with a 10 $\mu$ F capacitor. $V_{DR}$ should never exceed the voltage on $V_D$ . All 0.1 $\mu$ F bypass capacitors should be located within 1 cm of the supply pin.
23, 31, 40, 50, 58	DR GND		The ground return for the digital supply for the ADC12DL040's output drivers. These pins should be connected to the system digital ground, but not be connected in close proximity to the ADC12DL040's DGND or AGND pins. See Section 5 (Layout and Grounding) for more details.

# Absolute Maximum Ratings (Notes 1,

### 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V <sub>A</sub> , V <sub>D</sub> , V <sub>DR</sub>	4.2V
IV <sub>A</sub> -V <sub>D</sub> I	$\leq$ 100 mV
Voltage on Any Input or Output Pin	–0.3V to (V <sub>A</sub> or V <sub>D</sub> +0.3V)
Input Current at Any Pin (Note 3)	±25 mA
Package Input Current (Note 3)	±50 mA
Package Dissipation at T <sub>A</sub> = 25°C	See (Note 4)
ESD Susceptibility	
Human Body Model (Note 5)	2500V
Machine Model (Note 5)	250V
Storage Temperature	–65°C to +150°C
Soldering process must comply with	National
Semiconductor's Reflow Temperature	e Profile

specifications. Refer to www.national.com/packaging. (Note 6)

# Operating Ratings (Notes 1, 2)

Operating Temperature	$-40^{\circ}C \leq T_A \leq +85^{\circ}C$
Supply Voltage ( $V_A$ , $V_D$ )	+2.7V to +3.6V
Output Driver Supply (V <sub>DR</sub> )	+2.4V to $V_{\rm D}$
CLK, PD, OEA, OEB	-0.05V to (V <sub>D</sub> + 0.05V)
Analog Input Pins	0V to 2.6V
V <sub>CM</sub>	0.5V to 2.0V
IAGND-DGNDI	≤100mV
Clock Duty Cycle (DCS On)	20% to 80%
Clock Duty Cycle (DCS Off)	40% to 60%

# **Converter Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V, External  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 10$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T<sub>MAX</sub>:** all other limits T<sub>J</sub> = 25°C (Notes 7, 8, 9)

Symbol	Parameter	Conditions		Typical (Note 10)	Limits (Note 10)	Units (Limits)
STATIC O	CONVERTER CHARACTERISTICS	I		, ,	. ,	. ,
	Resolution with No Missing Codes				12	Bits (min)
INL	Integral Non Linearity (Note 11)			±0.8	± 2.6	LSB (max)
DNL	Differential Non Linearity			±0.3	+0.96, -0.9	LSB (max)
PGE	Positive Gain Error			±0.2	+2.5, -3.3	%FS (max)
NGE	Negative Gain Error			±0.2	±3.6	%FS (max)
TC GE	Gain Error Tempco	$-40^{\circ}C \le T_A \le +85^{\circ}C$		5		ppm/°C
V <sub>OFF</sub>	Offset Error (V <sub>IN</sub> + = V <sub>IN</sub> -)			0.1	±0.8	%FS (max)
TC V <sub>OFF</sub>	Offset Error Tempco	$-40^{\circ}C \le T_A \le +85^{\circ}C$		3		ppm/°C
	Under Range Output Code			0	0	
	Over Range Output Code			4095	4095	
REFERE	NCE AND ANALOG INPUT CHARAC	TERISTICS				
V	Common Mode Input Voltage			1.5	0.5	V (min)
V <sub>CM</sub>	Common wode input voltage			1.5	2.0	V (max)
V <sub>RM</sub> A, V <sub>RM</sub> B	Reference Output Voltage	Output load = 1 mA		1.5		V
<u> </u>	VIN Input Capacitance (each pin to	V <sub>IN</sub> = 2.5 Vdc	(CLK LOW)	8		pF
C <sub>IN</sub>	GND)	+ 0.7 V <sub>rms</sub>	(CLK HIGH)	7		pF
V	External Reference Voltage (Note			1.00	0.8	V (min)
V <sub>REF</sub>	13)			1.00	1.2	V (max)
	Reference Input Resistance			1		MΩ (min)

# Converter Electrical Characteristics (Continued)

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V, External  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 10$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$  (Notes 7, 8, 9)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
DYNAMI			(***********	(1111 11)	()
FPBW	Full Power Bandwidth	0 dBFS Input, Output at -3 dB	250		MHz
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	69		dB
SNR	Signal-to-Noise Ratio	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	69	67.5	dB (min)
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5	66.5	dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5		dB
SINAD	Signal-to-Noise and Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5	67	dB (min)
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	68.5	66.5	dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.1		Bits
INOB	Effective Number of Bits	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.1	10.8	Bits (min
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	11.1	10.75	Bits
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-82		dB
THD	Total Harmonic Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-83	-75	dB (min)
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-83	-75	dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-88		dB
12	Second Harmonic Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-86	-76	dB (min)
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-86.5	-75	dB
		$f_{IN} = 1 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-86		dB
-13	Third Harmonic Distortion	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-87	-77	dB (min)
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	-86.5	-76	dB
		$f_{IN} = 1$ MHz, $V_{IN} = -0.5$ dBFS	86		dB
SFDR	Spurious Free Dynamic Range	$f_{IN} = 10 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	85	76	dB (min)
		$f_{IN} = 20 \text{ MHz}, V_{IN} = -0.5 \text{ dBFS}$	84	75	dB
MD	Intermodulation Distortion	$f_{IN} = 9.6 \text{ MHz}$ and 10.2 MHz, each = -6.5 dBFS	-75		dBFS
NTER-C	HANNEL CHARACTERISTICS		·		
	Channel—Channel Offset Match		±0.3		%FS
	Channel—Channel Gain Match		±4		%FS
	Createlly	10 MHz Tested Channel; 20 MHz Other Channel	90		dB (min)
	Crosstalk	20 MHz Tested Channel; 10 MHz Other Channel	90		dB (min)

# **DC and Logic Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 10$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$  (Notes 7, 8, 9)

Symbol	Parameter	Conditions		Typical (Note 10)	Limits (Note 10)	Units (Limits)
CLK, PD	, OEA, OEB DIGITAL INPUT CHARA	CTERISTICS		. ,	<u> </u>	. ,
V <sub>IN(1)</sub>	Logical "1" Input Voltage	V <sub>D</sub> = 3.6V			2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	V <sub>D</sub> = 3.0V			1.0	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	V <sub>IN</sub> = 3.3V		10		μA
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN} = 0V$		-10		μA
CIN	Digital Input Capacitance			5		pF
DA0-DA	11, DB0-DB11 DIGITAL OUTPUT CH	ARACTERISTICS		•		
		0.5	V <sub>DR</sub> = 2.5V		2.3	V (min)
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	Ι <sub>ΟUT</sub> = -0.5 mA	$V_{DR} = 3V$		2.7	V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	I <sub>OUT</sub> = 1.6 mA, V <sub>DR</sub> =	3V		0.4	V (max)
		V <sub>OUT</sub> = 2.5V or 3.3V		100		nA
l <sub>oz</sub>	TRI-STATE <sup>®</sup> Output Current	$V_{OUT} = 0V$		-100		nA
+I <sub>SC</sub>	Output Short Circuit Source Current	V <sub>OUT</sub> = 0V		-20		mA
-I <sub>sc</sub>	Output Short Circuit Sink Current	V <sub>OUT</sub> = V <sub>DR</sub>		20		mA
C <sub>OUT</sub>	Digital Output Capacitance			5		pF
POWER	SUPPLY CHARACTERISTICS			•		
I <sub>A</sub>	Analog Supply Current	PD Pin = DGND, $V_{REF}$ PD Pin = $V_{D}$	= V <sub>A</sub>	58 12	72	mA (max) mA
		PD Pin = DGND		12	14	mA (max)
I <sub>D</sub>	Digital Supply Current	PD Pin = $V_D$ , $f_{CLK} = 0$	)	0		mA
		PD Pin = DGND, $C_L = 5 \text{ pF}$ (Note 14)		12		mA
I <sub>DR</sub>	Digital Output Supply Current	PD Pin = $V_D$ , $f_{CLK} = 0$		0		mA
	Total Power Consumption	PD Pin = DGND, $C_L$ =	5 pF (Note 15)	210	258	mW (max)
	-	PD Pin = $V_D$		36		mW
PSRR1	Power Supply Rejection Ratio	Rejection of Full-Scale $V_A = 2.7V \text{ vs. } 3.6V$	Error with	54		dB

# **AC Electrical Characteristics**

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V, External  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 10$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$  (Notes 7, 8, 9, 12)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
f <sub>CLK1</sub>	Maximum Clock Frequency			40	MHz (min)
f <sub>CLK<sup>2</sup></sub>	Minimum Clock Frequency		10		MHz
t <sub>CH</sub>	Clock High Time	Duty Cycle Stabilizer On	12.5	5	ns (min)
t <sub>CL</sub>	Clock Low Time	Duty Cycle Stabilizer On	12.5	5	ns (min)
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Times	Duty Cycle Stabilizer On	2	4	ns (max)
t <sub>CH</sub>	Clock High Time	Duty Cycle Stabilizer Off	12.5	10	ns (min)
t <sub>CL</sub>	Clock Low Time	Duty Cycle Stabilizer Off	12.5	10	ns (min)
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Times	Duty Cycle Stabilizer Off	2		ns (max)
t <sub>CONV</sub>	Conversion Latency	Parallel mode		7	Clock Cycles
+	Data Output Delay after Rising	Derellel mede	6.0	3.5	ns (min)
t <sub>op</sub>	Clock Edge	Parallel mode	6.0	9.6	ns (max)

# AC Electrical Characteristics (Continued)

Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V, External  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 10$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for**  $T_I = T_{MIN}$  to  $T_{MAX}$ : all other limits  $T_{II} = 25^{\circ}C$  (Notes 7, 8, 9, 12)

Symbol	Parameter	Conditions	Typical (Note 10)	Limits (Note 10)	Units (Limits)
t <sub>CONV</sub>	Conversion Latency	Multiplex mode, Channel A		7.5	Clock Cycles
t <sub>CONV</sub>	Conversion Latency	Multiplex mode, Channel B		8	Clock Cycles
+	Data Output Delay after Clock	Multiplay made	6.0	3.5	ns (min)
t <sub>op</sub>	Edge	Multiplex mode	6.0	9	ns (max)
t <sub>skew</sub>	ABb to Data Skew		±0.5		ns (max)
t <sub>AD</sub>	Aperture Delay		2		ns
t <sub>AJ</sub>	Aperture Jitter		1.2		ps rms
t <sub>DIS</sub>	Data outputs into Hi-Z Mode		10		ns
t <sub>EN</sub>	Data Outputs Active after Hi-Z Mode		10		ns
t <sub>PD</sub> Power Down Mode Exit Cycle		1.0 μF on pins 4, 14; 0.1 μF on pins 5,6,12,13; 10 μF between pins 5, 6 and between pins 12, 13	1		μs

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified.


**Note 3:** When the input voltage at any pin exceeds the power supplies (that is,  $V_{IN} < AGND$ , or  $V_{IN} > V_A$ ), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two.

**Note 4:** The absolute maximum junction temperature ( $T_Jmax$ ) for this device is 150°C. The maximum allowable power dissipation is dictated by  $T_Jmax$ , the junction-to-ambient thermal resistance ( $\theta_{JA}$ ), and the ambient temperature, ( $T_A$ ), and can be calculated using the formula  $P_DMAX = (T_Jmax - T_A)/\theta_{JA}$ . In the 64-pin TQFP,  $\theta_{JA}$  is 50°C/W, so  $P_DMAX = 2$  Watts at 25°C and 800 mW at the maximum operating ambient temperature of 85°C. Note that the power consumption of this device under normal operation will typically be about 250 mW (210 typical power consumption + 40 mW TTL output loading). The values for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.

Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.

Note 6: Reflow temperature profiles are different for lead-free and non-lead-free packages.

**Note 7:** The inputs are protected as shown below. Input voltage magnitudes above  $V_A$  or below GND will not damage this device, provided current is limited per (Note 3). However, errors in the A/D conversion can occur if the input goes above  $V_A$  or below GND by more than 100 mV. As an example, if  $V_A$  is +3.3V, the full-scale input voltage must be  $\leq$ +3.4V to ensure accurate conversions.



Note 8: To guarantee accuracy, it is required that  $|V_A - V_D| \le 100 \text{ mV}$  and separate bypass capacitors are used at each power supply pin.

Note 9: With the test condition for  $V_{REF}$  = +1.0V (2V<sub>P-P</sub> differential input), the 12-bit LSB is 488  $\mu$ V.

Note 10: Typical figures are at T<sub>J</sub> = 25°C, and represent most likely parametric norms. Test limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 11: Integral Non Linearity is defined as the deviation of the analog value, expressed in LSBs, from the straight line that passes through positive and negative full-scale.

Note 12: Timing specifications are tested at TTL logic levels,  $V_{IL} = 0.4V$  for a falling edge and  $V_{IH} = 2.4V$  for a rising edge.

Note 13: Optimum performance will be obtained by keeping the reference input in the 0.8V to 1.2V range. The LM4051CIM3-ADJ (SOT-23 package) is recommended for external reference applications.

**Note 14:**  $I_{DR}$  is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins, the supply voltage,  $V_{DR}$ , and the rate at which the outputs are switching (which is signal dependent).  $I_{DR}=V_{DR}(C_0 \times f_0 + C_1 \times f_1 + ..., C_{11} \times f_{11})$  where  $V_{DR}$  is the output driver power supply voltage,  $C_n$  is total capacitance on the output pin, and  $f_n$  is the average frequency at which that pin is toggling.

Note 15: Excludes I<sub>DR</sub>. See note 14.

# **Specification Definitions**

**APERTURE DELAY** is the time after the rising edge of the clock to when the input signal is acquired or held for conversion.

**APERTURE JITTER (APERTURE UNCERTAINTY)** is the variation in aperture delay from sample to sample. Aperture jitter manifests itself as noise in the output.

**CLOCK DUTY CYCLE** is the ratio of the time during one cycle that a repetitive digital waveform is high to the total time of one period. The specification here refers to the ADC clock input signal.

COMMON MODE VOLTAGE ( $V_{CM}$ ) is the common d.c. voltage applied to both input terminals of the ADC.

**CONVERSION LATENCY** is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available at the output pins the Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay.

**CROSSTALK** is coupling of energy from one channel into the other channel.

**DIFFERENTIAL NON-LINEARITY (DNL)** is the measure of the maximum deviation from the ideal step size of 1 LSB.

**EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS)** is another method of specifying Signal-to-Noise and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a perfect ADC of this (ENOB) number of bits.

**FULL POWER BANDWIDTH** is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its low frequency value for a full scale input.

**GAIN ERROR** is the deviation from the ideal slope of the transfer function. It can be calculated as:

Gain Error = Positive Full Scale Error – Negative Full Scale Error

Gain Error can also be expressed as Positive Gain Error and Negative Gain Error, which are:

PGE = Positive Full Scale Error - Offset Error

NGE = Offset Error - Negative Full Scale Error

**GAIN ERROR MATCHING** is the difference in gain errors between the two converters divided by the average gain of the converters.

**INTEGRAL NON LINEARITY (INL)** is a measure of the deviation of each individual code from a line drawn from negative full scale (1/2 LSB below the first code transition) through positive full scale (1/2 LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value.

**INTERMODULATION DISTORTION (IMD)** is the creation of additional spectral components as a result of two sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in the intermodulation products to the total power in the original frequencies. IMD is usually expressed in dBFS.

**LSB (LEAST SIGNIFICANT BIT)** is the bit that has the smallest value or weight of all bits. This value is  $V_{FS}/2^n$ , where " $V_{FS}$ " is the full scale input voltage and "n" is the ADC resolution in bits.

**MISSING CODES** are those output codes that will never appear at the ADC outputs. The ADC12DL040 is guaranteed not to have any missing codes. **MSB (MOST SIGNIFICANT BIT)** is the bit that has the largest value or weight. Its value is one half of full scale.

**NEGATIVE FULL SCALE ERROR** is the difference between the actual first code transition and its ideal value of  $\frac{1}{2}$  LSB above negative full scale.

**OFFSET ERROR** is the difference between the two input voltages  $[(V_{\rm IN}+)-(V_{\rm IN-})]$  required to cause a transition from code 2047 to 2048.

**OUTPUT DELAY** is the time delay after the rising edge of the clock before the data update is presented at the output pins.

**OVER RANGE RECOVERY TIME** is the time required after  $V_{IN}$  goes from a specified voltage out of the normal input range to a specified voltage within the normal input range and the converter makes a conversion with its rated accuracy.

**PIPELINE DELAY (LATENCY)** See CONVERSION LATENCY.

**POSITIVE FULL SCALE ERROR** is the difference between the actual last code transition and its ideal value of  $1\frac{1}{2}$  LSB below positive full scale.

**POWER SUPPLY REJECTION RATIO (PSRR)** is a measure of how well the ADC rejects a change in the power supply voltage. For the ADC12DL040, PSRR1 is the ratio of the change in Full-Scale Error that results from a change in the d.c. power supply voltage, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the power supply is rejected at the output.

**SIGNAL TO NOISE RATIO (SNR)** is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or d.c.

SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the input signal to the rms value of all of the other spectral components below half the clock frequency, including harmonics but excluding d.c.

**SPURIOUS FREE DYNAMIC RANGE (SFDR)** is the difference, expressed in dB, between the rms values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input.


**TOTAL HARMONIC DISTORTION (THD)** is the ratio, expressed in dB, of the rms total of the first nine harmonic levels at the output to the level of the fundamental at the output. THD is calculated as

THD = 20 x log 
$$\sqrt{\frac{f_2^2 + \ldots + f_{10}^2}{f_1^2}}$$

where  $f_1$  is the RMS power of the fundamental (output) frequency and  $f_2$  through  $f_{10}$  are the RMS power of the first 9 harmonic frequencies in the output spectrum.

**SECOND HARMONIC DISTORTION (2ND HARM)** is the difference expressed in dB, between the RMS power in the input frequency at the output and the power in its 2nd harmonic level at the output.

THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in the input frequency at the output and the power in its 3rd harmonic level at the output.










FIGURE 1. Transfer Characteristic






**Typical Performance Characteristics** Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 20$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$ SNR,SINAD,SFDR vs. V<sub>A</sub> Distortion vs. V<sub>A</sub> 90 -70 SFDR SNR, SINAD, SFDR (dB) 00 02 08 DISTORTION (dB) -80 THD SNR SINAD 3RD HARM 2ND HARM -90 50 -100 3.0 2.7 3.0 3.3 3.6 2.7 3.3 3.6  $V_{\mathsf{A}}\left(\mathsf{V}\right)$  $V_A(V)$ 20100249 20100256 SNR,SINAD,SFDR vs.  $V_{DR}$ ,  $V_A = V_D = 3.6V$ Distortion vs.  $V_{DR}$ ,  $V_A = V_D = 3.6V$ 90 -70 SFDR SNR, SINAD, SFDR (dB) 80 DISTORTION (dB) -80 THD SNR 2ND HARM 70 SINAD 3RD HARM -90 60 50 -100 2.8 3.0 3.2 2.4 2.7 3.0 3.3  $V_{DR}(V)$  $V_{DR}$  (V) 20100250 20100257 Distortion vs. V<sub>CM</sub> SNR,SINAD,SFDR vs. V<sub>CM</sub> 90 -70 SFDR







www.national.com


**Typical Performance Characteristics** Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 20$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$  (Continued)






Typical Performance CharacteristicsUnless otherwise specified, the following specifications applyfor AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 20$  MHz, $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. Boldface limits apply for  $T_J = T_{MIN}$  to  $T_{MAX}$ :all other limits  $T_J = 25^{\circ}C$  (Continued)Distortion vs.  $f_{IN}$ 







**Typical Performance Characteristics** Unless otherwise specified, the following specifications apply for AGND = DGND = DR GND = 0V,  $V_A = V_D = +3.0V$ ,  $V_{DR} = +2.5V$ , PD = 0V,  $V_{REF} = +1.0V$ ,  $f_{CLK} = 40$  MHz,  $f_{IN} = 20$  MHz,  $t_r = t_f = 2$  ns,  $C_L = 15$  pF/pin, Duty Cycle Stabilizer On, parallel output mode. **Boldface limits apply for T\_J = T\_{MIN} to T\_{MAX}:** all other limits  $T_J = 25^{\circ}C$  (Continued)



Spectral Response @ 10 MHz Input 0 -20 -40 岛 -60 -80 -100 -120 0 5 10 20 15 FREQUENCY (MHz) 20100268





# **Functional Description**

Operating on a single +3.0V supply, the ADC12DL040 uses a pipeline architecture and has error correction circuitry to help ensure maximum performance. The differential analog input signal is digitized to 12 bits. The user has the choice of using an internal 1.0 Volt or 0.5 Volt stable reference, or using an external reference. Any external reference is buffered on-chip to ease the task of driving that pin.

The output word rate is the same as the clock frequency, which can be between 10 MSPS and 40 MSPS (typical) with fully specified performance at 40 MSPS. The analog input for both channels is acquired at the rising edge of the clock and the digital data for a given sample is delayed by the pipeline for 7 clock cycles. Duty cycle stablization and output data format are selectable using the quad state function DF/DCS pin. The output data can be set for offset binary or two's complement.

A logic high on the power down (PD) pin reduces the converter power consumption to 36 mW.

# **Applications Information**

### **1.0 OPERATING CONDITIONS**

We recommend that the following conditions be observed for operation of the ADC12DL040:

$$\begin{split} & 2.7V \leq V_A \leq 3.6V \\ & V_D = V_A \\ & 2.4V \leq V_{DR} \leq V_A \\ & 10 \text{ MHz} \leq f_{CLK} \leq 40 \text{ MHz} \\ & 0.8V \leq V_{REF} \leq 1.2V \text{ (for an external reference)} \\ & 0.5V \leq V_{CM} \leq 2.0V \end{split}$$

### 1.1 Analog Inputs

There is one reference input pin, V<sub>REF</sub>, which is used to select an internal reference, or to supply an external reference. The ADC12DL040 has two analog signal input pairs, V<sub>IN</sub> A+ and V<sub>IN</sub> A- for one converter and V<sub>IN</sub> B+ and V<sub>IN</sub> B-for the other converter. Each pair of pins forms a differential input pair.

### **1.2 Reference Pins**

The ADC12DL040 is designed to operate with an internal 1.0V or 0.5V reference, or an external 1.0V reference, but performs well with external reference voltages in the range of 0.8V to 1.2V. Lower reference voltages will decrease the signal-to-noise ratio (SNR) of the ADC12DL040. Increasing the reference voltage (and the input signal swing) beyond 1.2V may degrade THD for a full-scale input, especially at higher input frequencies.

It is important that all grounds associated with the reference voltage and the analog input signal make connection to the ground plane at a single, quiet point to minimize the effects of noise currents in the ground path.

The six Reference Bypass Pins (V<sub>RP</sub>A, V<sub>RM</sub>A, V<sub>RN</sub>A, V<sub>RP</sub>B, V<sub>RM</sub>B and V<sub>RN</sub>B) are made available for bypass purposes. All these pins should each be bypassed to ground with a 0.1  $\mu$ F capacitor. A 10  $\mu$ F capacitor should be placed between the V<sub>RP</sub>A and V<sub>RN</sub>A pins and between the V<sub>RP</sub>B and V<sub>RN</sub>B pins, as shown in *Figure 4*. This configuration is necessary to avoid reference oscillation, which could result in reduced SFDR and/or SNR.

Smaller capacitor values than those specified will allow faster recovery from the power down mode, but may result in

www.national.com

degraded noise performance. Loading any of these pins other than  $V_{\rm RM}A$  and  $V_{\rm RM}B$  may result in performance degradation.

The nominal voltages for the reference bypass pins are as follows:

$$\begin{split} V_{\text{RM}} &= 1.5 \text{ V} \\ V_{\text{RP}} &= V_{\text{RM}} + V_{\text{REF}} \text{ / 2} \\ V_{\text{RN}} &= V_{\text{RM}} - V_{\text{REF}} \text{ / 2} \end{split}$$

User choice of an on-chip or external reference voltage is provided. The internal 1.0 Volt reference is in use when the the V<sub>REF</sub> pin is connected to V<sub>A</sub>. When the V<sub>REF</sub> pin is connected to AGND, the internal 0.5 Volt reference is in use. If a voltage in the range of 0.8V to 1.2V is applied to the V<sub>REF</sub> pin, that is used for the voltage reference. When an external reference is used, the V<sub>REF</sub> pin should be bypassed to ground with a 0.1 µF capacitor close to the reference input pin. There is no need to bypass the V<sub>REF</sub> pin when the internal reference is used.

### **1.3 Signal Inputs**

The signal inputs are  $V_{\rm IN}$  A+ and  $V_{\rm IN}A-$  for one ADC and  $V_{\rm IN}B+$  and  $V_{\rm IN}B-$  for the other ADC . The input signal,  $V_{\rm IN},$  is defined as

$$V_{\text{IN}} \ A = (V_{\text{IN}} A +) - (V_{\text{IN}} A -) \label{eq:VIN}$$
 for the "A" converter and


 $V_{IN} B = (V_{IN}B+) - (V_{IN}B-)$ 

for the "B" converter. *Figure 2* shows the expected input signal range. Note that the common mode input voltage,  $V_{CM}$ , should be in the range of 0.5V to 2.0V.

The peaks of the individual input signals should each never exceed 2.6V.

The ADC12DL040 performs best with a differential input signal with each input centered around a common mode voltage,  $V_{CM}$ . The peak-to-peak voltage swing at each analog input pin should not exceed the value of the reference voltage or the output data will be clipped.

The two input signals should be exactly 180° out of phase from each other and of the same amplitude. For single frequency inputs, angular errors result in a reduction of the effective full scale input. For complex waveforms, however, angular errors will result in distortion.




### FIGURE 2. Expected Input Signal Range

For single frequency sine waves the full scale error in LSB can be described as approximately

 $E_{FS} = 4096 (1 - \sin (90^{\circ} + dev))$ 

# Applications Information (Continued)

Where dev is the angular difference in degrees between the two signals having a 180° relative phase relationship to each other (see *Figure 3*). Drive the analog inputs with a source impedance less than  $100\Omega$ .



20100212

### FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion

For differential operation, each analog input pin of the differential pair should have a peak-to-peak voltage equal to the reference voltage,  $V_{\text{REF}}$ , be 180 degrees out of phase with each other and be centered around  $V_{\text{CM}}$ .

### 1.3.1 Single-Ended Operation

Performance with differential input signals is better than with single-ended signals. For this reason, single-ended operation is not recommended. However, if single ended-operation is required and the resulting performance degradation is acceptable, one of the analog inputs should be connected to the d.c. mid point voltage of the driven input. The peak-to-peak differential input signal at the driven input pin should be twice the reference voltage to maximize SNR and SINAD performance (*Figure 2b*). For example, set V<sub>REF</sub> to 0.5V, bias V<sub>IN</sub>- to 1.0V and drive V<sub>IN</sub>+ with a signal range of 0.5V to 1.5V.

Because very large input signal swings can degrade distortion performance, better performance with a single-ended input can be obtained by reducing the reference voltage when maintaining a full-range output. *Table 1* and *Table 2* indicate the input to output relationship of the ADC12DL040.

TABLE 1. Input to Output Relationship – Differential
Input

•						
V <sub>IN</sub> +	V <sub>IN</sub> −	Binary Output	2's Complement Output			
V <sub>CM</sub> – V <sub>REF</sub> /2	V <sub>CM</sub> + V <sub>REF</sub> /2	0000 0000 0000	1000 0000 0000			
V <sub>CM</sub> – V <sub>REF</sub> /4	V <sub>CM</sub> + V <sub>REF</sub> /4	0100 0000 0000	1100 0000 0000			
V <sub>CM</sub>	V <sub>CM</sub>	1000 0000 0000	0000 0000 0000			
V <sub>CM</sub> + V <sub>REF</sub> /4	V <sub>CM</sub> – V <sub>REF</sub> /4	1100 0000 0000	0100 0000 0000			
V <sub>CM</sub> + V <sub>REF</sub> /2	V <sub>CM</sub> – V <sub>REF</sub> /2	1111 1111 1111	0111 1111 1111			

TABLE 2. Input to Output Relationship – Single-Ended Input

V	IN <sup>+</sup>	V <sub>IN</sub> −	Binary Output	2's Complement Output	
	M -	V <sub>CM</sub>	0000 0000 0000	1000 0000 0000	
	м – <sub>=F</sub> /2	V <sub>CM</sub>	0100 0000 0000	1100 0000 0000	
V	СМ	V <sub>CM</sub>	1000 0000 0000	0000 0000 0000	
	м + <sub>=F</sub> /2	V <sub>CM</sub>	1100 0000 0000	0100 0000 0000	
V <sub>C</sub> V <sub>F</sub>	M + REF	V <sub>CM</sub>	1111 1111 1111	0111 1111 1111	

### 1.3.2 Driving the Analog Inputs

The V<sub>IN</sub>+ and the V<sub>IN</sub>- inputs of the ADC12DL040 consist of an analog switch followed by a switched-capacitor amplifier. The capacitance seen at the analog input pins changes with the clock level, appearing as 8 pF when the clock is low, and 7 pF when the clock is high.

As the internal sampling switch opens and closes, current pulses occur at the analog input pins, resulting in voltage spikes at the signal input pins. As a driving amplifier attempts to counteract these voltage spikes, a damped oscillation may appear at the ADC analog input. Do not attempt to filter out these pulses. Rather, use amplifiers to drive the ADC12DL040 input pins that are able to react to these pulses and settle before the switch opens and another sample is taken. The LMH6702 LMH6628, LMH6622 and the LMH6655 are good amplifiers for driving the ADC12DL040.

To help isolate the pulses at the ADC input from the amplifier output, use RCs at the inputs, as can be seen in *Figure 4* through *Figure 6*. These components should be placed close to the ADC inputs because the input pins of the ADC is the most sensitive part of the system and this is the last opportunity to filter that input.

For Nyquist applications the RC pole should be at the ADC sample rate. The ADC input capacitance in the sample mode should be considered when setting the RC pole. For wide-band undersampling applications, the RC pole should be set at about 1.5 to 2 times the maximum input frequency to maintain a linear delay response.

A single-ended to differential conversion circuit is shown in *Figure 6. Table 3* gives resistor values for that circuit to provide input signals in a range of  $1.0V \pm 0.5V$  at each of the differential input pins of the ADC12DL040.

TABLE 3. Resistor	Values for	or Circuit	of	Figure	6
-------------------	------------	------------	----	--------	---

SIGNAL RANGE	R1	R2	R3	R4	R5, R6
0 - 0.25V	open	0Ω	124Ω	1500Ω	1000Ω
0 - 0.5V	0Ω	$open\Omega$	499Ω	1500Ω	499Ω
±0.25V	100Ω	698Ω	100Ω	698Ω	499Ω

### 1.3.3 Input Common Mode Voltage

The input common mode voltage,  $V_{CM}$ , should be in the range of 0.5V to 2.0V and be a value such that the peak excursions of the analog signal does not go more negative than ground or more positive than 2.6V. See Section 1.2

### 2.0 DIGITAL INPUTS

Digital TTL/CMOS compatible inputs consist of CLK, OEA, OEB, PD, DF/DCS, and MULTIPLEX.

### 2.1 CLK

The **CLK** signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock signal in the range indicated in the Electrical Table with rise and fall times of 2 ns or less. The trace carrying the clock signal should be as short as possible and should not cross any other signal line, analog or digital, not even at 90°.

The **CLK** signal also drives an internal state machine. If the **CLK** is interrupted, or its frequency too low, the charge on internal capacitors can dissipate to the point where the accuracy of the output data will degrade. This is what limits the minimum sample rate.

The clock line should be terminated at its source in the characteristic impedance of that line. Take care to maintain a constant clock line impedance throughout the length of the line. Refer to Application Note AN-905 for information on setting characteristic impedance.

It is highly desirable that the the source driving the ADC **CLK** pin only drive that pin. However, if that source is used to drive other things, each driven pin should be a.c. terminated with a series RC to ground, as shown in *Figure 4*, such that the resistor value is equal to the characteristic impedance of the clock line and the capacitor value is

$$C \ge \frac{4 \times t_{PD} \times L}{Z_{o}}$$

where  $t_{PD}$  is the signal propagation rate down the clock line, "L" is the line length and  $Z_O$  is the characteristic impedance of the clock line. This termination should be as close as possible to the ADC clock pin but beyond it as seen from the clock source. Typical  $t_{PD}$  is about 150 ps/inch (60 ps/cm) on FR-4 board material. The units of "L" and  $t_{PD}$  should be the same (inches or centimeters).

The duty cycle of the clock signal can affect the performance of the A/D Converter. Because achieving a precise duty cycle is difficult, the ADC12DL040 has a Duty Cycle Stabilizer which can be enabled using the DF/DCS pin. It is designed to maintain performance over a clock duty cycle range of 20% to 80% at 40 MSPS. The Duty Cycle Stabilizer circuit requires a fast clock edge to produce the internal clock, which is the reason for the rise and fall time requirement listed in the specifications table.

## $2.2 \overline{OEA}, \overline{OEB}$

The  $\overline{OEA}$  and  $\overline{OEB}$  pins, when high, put the output pins of their respective converters into a high impedance state. When either of these pin is low, the corresponding outputs are in the active state. The ADC12DL040 will continue to convert whether these pins are high or low, but the output can not be read while the pin is high.

Since ADC noise increases with increased output capacitance at the digital output pins, do not use the TRI-STATE outputs of the ADC12DL040 to drive a bus. Rather, each output pin should be located close to and drive a single digital input pin. To further reduce ADC noise, a 100  $\Omega$  resistor in series with each ADC digital output pin, located close to their respective pins, should be added to the circuit.

### 2.3 PD

The PD pin, when high, holds the ADC12DL040 in a powerdown mode to conserve power when the converter is not being used. The power consumption in this state is 36 mW with a 40MHz clock and 40mW if the clock is stopped when PD is high. The output data pins are undefined and the data in the pipeline is corrupted while in the power down mode.

The Power Down Mode Exit Cycle time is determined by the value of the components on pins 4, 5, 6, 12, 13 and 14 and is about 500  $\mu$ s with the recommended components on the V<sub>RP</sub>, V<sub>RM</sub> and V<sub>RN</sub> reference bypass pins. These capacitors loose their charge in the Power Down mode and must be recharged by on-chip circuitry before conversions can be accurate. Smaller capacitor values allow slightly faster recovery from the power down mode, but can result in a reduction in SNR, SINAD and ENOB performance.

### 2.4 DF/DCS

Duty cycle stablization and output data format are selectable using this quad state function pin. When enabled, duty cycle stabilization can compensate for clock inputs with duty cycles ranging from 20% to 80% and generate a stable internal clock, improving the performance of the part. The Duty Cycle Stabilizer circuit requires a fast clock edge to produce the internal clock, which is the reason for the rise and fall time requirement listed in the specifications table.

With DF/DCS =  $V_A$  the output data format is offset binary and duty cycle stabilization is applied to the clock. With DF/DCS = 0 the output data format is 2's complement and duty cycle stabilization is applied to the clock. With DF/DCS =  $V_{RM}A$  or  $V_{RM}B$  the output data format is 2's complement and duty cycle stabilization is not used. If DF/DCS is floating, the output data format is offset binary and duty cycle stabilization is not used. While the sense of this pin may be changed "on the fly," doing this is not recommended as the output data could be erroneous for a few clock cycles after this change is made.

## 2.5 MULTIPLEX

With the MULTIPLEX pin at a logic low, the digital output words from channels A and B are available on separate digital output buses (Parallel mode). When MULTIPLEX is high, the digital output words are multiplexed on pins DA0:DA11 (Multiplex Mode). The DB0/ABb pin changes synchronously with the multiplexed outputs, and is high when channel A data is present on the outputs, and low when channel B data is present.

### 3.0 OUTPUTS

The ADC12DL040 has 12 TTL/CMOS compatible Data Output pins for each output. Valid data is present at these outputs while the  $\overline{OE}$  and PD pins are low. In the parallel mode, the data should be captured with the CLK signal. Depending on the setup and hold time requirements of the receiving circuit (ASIC), either the rising edge or the falling edge of the CLK signal can be used to latch the data. Generally, rising-edge- -capture would maximize setup time with minimal hold time; while falling-edge-capture would maximize hold time with minimal setup time. However, actual timing for the falling-edge case depends greatly on the CLK frequency and both cases also depend on the delays inside the ASIC. Refer to the Tod spec in the AC Electrical Characterisitics table.

In Multiplex mode, both channel outputs are available on DA0:DA11. The ABb signal is available to de-multiplex the output bus. The ABb signal may also be used to latch the

data in the ASIC thus avoiding the use of the CLK signal altogether. However, since the ABb signal edges are provided in-phase with the data transitions, generally the ASIC circuitry would have to delay the ABb signal with respect to the data in order to use it as the clock for the capturing latches. It is also possible to use the CLK signal to latch the data in the multiplexed mode as well - as described in the previous paragraph.

Be very careful when driving a high capacitance bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{DR}$  and DR GND. These large charging current spikes can cause on-chip ground noise and couple into the analog circuitry, degrading dynamic performance. Adequate

bypassing, limiting output capacitance and careful attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 15 pF/pin will cause  $t_{OD}$  to increase, making it difficult to properly latch the ADC output data. The result could be an apparent reduction in dynamic performance.

To minimize noise due to output switching, minimize the load currents at the digital outputs. This can be done by connecting buffers (74ACQ541, for example) between the ADC outputs and any other circuitry. Only one driven input should be connected to each output pin. Additionally, inserting series resistors of about  $100\Omega$  at the digital outputs, close to the ADC pins, will isolate the outputs from trace and other circuit capacitances and limit the output currents, which could otherwise result in performance degradation. See *Figure 4*.






FIGURE 4. Application Circuit using Transformer or Differential Op-Amp Drive Circuit, Parallel mode





www.national.com

### 4.0 POWER SUPPLY CONSIDERATIONS

The power supply pins should be bypassed with a 10  $\mu F$  capacitor and with a 0.1  $\mu F$  ceramic chip capacitor within a centimeter of each power pin. Leadless chip capacitors are preferred because they have low series inductance.

As is the case with all high-speed converters, the ADC12DL040 is sensitive to power supply noise. Accordingly, the noise on the analog supply pin should be kept below 100 mV<sub>P-P</sub>.

No pin should ever have a voltage on it that is in excess of the supply voltages, not even on a transient basis. Be especially careful of this during power turn on and turn off.

The V<sub>DR</sub> pin provides power for the output drivers and may be operated from a supply in the range of 2.4V to V<sub>D</sub>. This can simplify interfacing to lower voltage devices and systems. Note, however, that  $t_{OD}$  increases with reduced V<sub>DR</sub>. **DO NOT operate the V<sub>DR</sub> pin at a voltage higher than V<sub>D</sub>**.

### 5.0 LAYOUT AND GROUNDING

Proper grounding and proper routing of all signals are essential to ensure accurate conversion. Maintaining separate analog and digital areas of the board, with the ADC12DL040 between these areas, is required to achieve specified performance.

The ground return for the data outputs (DR GND) carries the ground current for the output drivers. The output current can exhibit high transients that could add noise to the conversion process. To prevent this from happening, the DR GND pins should NOT be connected to system ground in close proximity to any of the ADC12DL040's other ground pins.

Capacitive coupling between the typically noisy digital circuitry and the sensitive analog circuitry can lead to poor performance. The solution is to keep the analog circuitry separated from the digital circuitry, and to keep the clock line as short as possible. Digital circuits create substantial supply and ground current transients. The logic noise thus generated could have significant impact upon system noise performance. The best logic family to use in systems with A/D converters is one which employs non-saturating transistor designs, or has low noise characteristics, such as the 74LS, 74HC(T) and 74AC(T)Q families. The worst noise generators are logic families that draw the largest supply current transients during clock or signal edges, like the 74F and the 74AC(T) families.

The effects of the noise generated from the ADC output switching can be minimized through the use of  $100\Omega$  resistors in series with each data output line. Locate these resistors as close to the ADC output pins as possible.

Since digital switching transients are composed largely of high frequency components, total ground plane copper weight will have little effect upon the logic-generated noise. This is because of the skin effect. Total surface area is more important than is total ground plane volume.

Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. To maximize accuracy in high speed, high resolution systems, however, avoid crossing analog and digital lines altogether. It is important to keep clock lines as short as possible and isolated from ALL other lines, including other digital lines. Even the generally accepted 90° crossing should be avoided with the clock line as even a little coupling can cause problems at high frequencies. This is because other lines can introduce jitter into the clock line, which can lead to degradation of SNR. Also, the high speed clock can introduce noise into the analog chain.

Best performance at high frequencies and at high resolution is obtained with a straight signal path. That is, the signal path through all components should form a straight line wherever possible.




FIGURE 7. Example of a Suitable Layout

Be especially careful with the layout of inductors. Mutual inductance can change the characteristics of the circuit in which they are used. Inductors should *not* be placed side by side, even with just a small part of their bodies beside each other.

The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to the reference input pin and ground should be connected to a very clean point in the ground plane.


*Figure 7* gives an example of a suitable layout. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed in the analog area of the board. All digital circuitry and I/O lines should be placed in the digital area of the board. The ADC12DL040 should be between these two areas. Furthermore, all components in the reference circuitry and the input signal chain that are connected to ground should be connected together with short traces and enter the ground plane at a single, quiet point. All ground connections should have a low inductance path to ground.

### 6.0 DYNAMIC PERFORMANCE

To achieve the best dynamic performance, the clock source driving the CLK input must be free of jitter. Isolate the ADC clock from any digital circuitry with buffers, as with the clock tree shown in *Figure 8*. The gates used in the clock tree must be capable of operating at frequencies much higher than those used if added jitter is to be prevented.

Best performance will be obtained with a differential input drive, compared with a single-ended drive, as discussed in Sections 1.3.1 and 1.3.2.

As mentioned in Section 5.0, it is good practice to keep the ADC clock line as short as possible and to keep it well away from any other signals. Other signals can introduce jitter into the clock signal, which can lead to reduced SNR performance, and the clock can introduce noise into other lines. Even lines with 90° crossings have capacitive coupling, so try to avoid even these 90° crossings of the clock line.



# FIGURE 8. Isolating the ADC Clock from other Circuitry with a Clock Tree

## 7.0 COMMON APPLICATION PITFALLS

Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 100 mV beyond the supply rails (more than 100 mV below the ground pins or 100 mV above the supply pins). Exceeding these limits on even a transient basis may cause faulty or erratic operation. It is not uncommon for high speed digital components (e.g., 74F and 74AC devices) to exhibit overshoot or undershoot that goes above the power supply or below ground. A resistor of about  $47\Omega$  to  $100\Omega$  in series with any offending digital input, close to the signal source, will eliminate the problem.

Do not allow input voltages to exceed the supply voltage, even on a transient basis. Not even during power up or power down.

Be careful not to overdrive the inputs of the ADC12DL040 with a device that is powered from supplies outside the range of the ADC12DL040 supply. Such practice may lead to conversion inaccuracies and even to device damage.

Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows through  $V_{DR}$  and DR GND. These large charging current spikes can couple into the analog circuitry, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital areas on the pc board will reduce this problem.

Additionally, bus capacitance beyond the specified 15 pF/pin will cause  $t_{OD}$  to increase, making it difficult to properly latch the ADC output data. The result could, again, be an apparent reduction in dynamic performance.

The digital data outputs should be buffered (with 74ACQ541, for example). Dynamic performance can also be improved by adding series resistors at each digital output, close to the ADC12DL040, which reduces the energy coupled back into the converter output pins by limiting the output current. A reasonable value for these resistors is  $100\Omega$ .

**Using an inadequate amplifier to drive the analog input.** As explained in Section 1.3, the capacitance seen at the input alternates between 8 pF and 7 pF, depending upon the phase of the clock. This dynamic load is more difficult to drive than is a fixed capacitance.

If the amplifier exhibits overshoot, ringing, or any evidence of instability, even at a very low level, it will degrade performance. A small series resistor at each amplifier output and a capacitor at the analog inputs (as shown in *Figure 5* and *Figure 6*) will improve performance. The LMH6702 and the LMH6628 have been successfully used to drive the analog inputs of the ADC12DL040.

Also, it is important that the signals at the two inputs have exactly the same amplitude and be exactly 180° out of phase with each other. Board layout, especially equality of the length of the two traces to the input pins, will affect the effective phase between these two signals. Remember that an operational amplifier operated in the non-inverting configuration will exhibit more time delay than will the same device operating in the inverting configuration.

Operating with the reference pins outside of the specified range. As mentioned in Section 1.2, when using an external reference,  $V_{\text{REF}}$  should be in the range of

$$0.8V \le V_{\mathsf{REF}} \le 1.2V$$

Operating outside of these limits could lead to performance degradation.

Inadequate network on Reference Bypass pins (V<sub>RP</sub>A, V<sub>RN</sub>A, V<sub>RM</sub>A, V<sub>RP</sub>B, V<sub>RN</sub>B and V<sub>RM</sub>B). As mentioned in Section 1.2, these pins should be bypassed with 0.1  $\mu$ F capacitors to ground, and 10.0  $\mu$ F capacitor should be connected between pins V<sub>RP</sub>A and V<sub>RN</sub>A and between V<sub>RP</sub>B and V<sub>RN</sub>B for best performance.

Using a clock source with excessive jitter, using excessively long clock signal trace, or having other signals coupled to the clock signal trace. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR and SINAD performance.

