

FEATURES

Throughput:

- 570 kSPS (Warp Mode)
- 500 kSPS (Normal Mode)
- 444 kSPS (Impulse Mode)

INL: ± 2.5 LSB Max ($\pm 0.0038\%$ of Full Scale)

16-Bit Resolution with No Missing Codes

S/(N+D): 90 dB Typ @ 45 kHz

THD: -100 dB Typ @ 45 kHz

Analog Input Voltage Range: 0 V to 2.5 V

Both AC and DC Specifications

No Pipeline Delay

Parallel and Serial 5 V/3 V Interface

SPI®/QSPI™/MICROWIRE™/DSP Compatible

Single 5 V Supply Operation

Power Dissipation

- 115 mW Maximum,
- 21 μ W @ 100 SPS

Power-Down Mode: 7 μ W Max

Package: 48-Lead Quad Flat Pack (LQFP)

48-Lead Chip Scale Package (LFCSP)

Pin-to-Pin Compatible Upgrade of the AD7660

APPLICATIONS

- Data Acquisition
- Instrumentation
- Digital Signal Processing
- Spectrum Analysis
- Medical Instruments
- Battery-Powered Systems
- Process Control

GENERAL DESCRIPTION

The AD7664 is a 16-bit, 570 kSPS, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. The part contains a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports.

The AD7664 is hardware factory-calibrated and is comprehensively tested to ensure such ac parameters as signal-to-noise ratio (SNR) and total harmonic distortion (THD), in addition to the more traditional dc parameters of gain, offset, and linearity.

It features a very high sampling rate mode (Warp), a fast mode (Normal) for asynchronous conversion rate applications, and for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Table I. PulSAR Selection

Type/kSPS	100–250	500–570	800–1000
Pseudo Differential	AD7651 AD7660/AD7661	AD7650/AD7652 AD7664/AD7666	AD7653 AD7667
True Bipolar	AD7663	AD7665	AD7671
True Differential	AD7675	AD7676	AD7677
18-Bit	AD7678	AD7679	AD7674
Simultaneous/ Multichannel		AD7654 AD7655	

It is fabricated using Analog Devices' high performance, 0.6 micron CMOS process, with correspondingly low cost and is available in a 48-lead LQFP and a tiny 48-lead LFCSP with operation specified from -40°C to $+85^{\circ}\text{C}$.

PRODUCT HIGHLIGHTS

1. Fast Throughput
The AD7664 is a 570 kSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry.
2. Superior INL
The AD7664 has a maximum integral nonlinearity of 2.5 LSBs with no missing 16-bit code.
3. Single-Supply Operation
The AD7664 operates from a single 5 V supply and dissipates only a maximum of 115 mW. In Impulse Mode, its power dissipation decreases with the throughput to, for instance, only 21 μ W at a 100 SPS throughput. It consumes 7 μ W maximum when in power-down.
4. Serial or Parallel Interface
Versatile parallel or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic.

AD7664—SPECIFICATIONS (−40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	$V_{IN} - V_{INGND}$	0		V_{REF}	V
Operating Input Voltage	V_{IN}	−0.1		+3	V
	V_{INGND}	−0.1		+0.5	V
Analog Input CMRR	$f_{IN} = 10$ kHz		62		dB
Input Current	570 kSPS Throughput		7		μA
Input Impedance		See Analog Input Section			
THROUGHPUT SPEED					
Complete Cycle	In Warp Mode			1.75	μs
Throughput Rate	In Warp Mode	1		570	kSPS
Time between Conversions	In Warp Mode			1	ms
Complete Cycle	In Normal Mode			2	μs
Throughput Rate	In Normal Mode	0		500	kSPS
Complete Cycle	In Impulse Mode			2.25	μs
Throughput Rate	In Impulse Mode	0		444	kSPS
DC ACCURACY					
Integral Linearity Error		−2.5		+2.5	LSB ¹
Differential Linearity Error		−1		+1.5	LSB
No Missing Codes		16			Bits
Transition Noise			0.7		LSB
Full-Scale Error ²	REF = 2.5 V			±0.08	% of FSR
Unipolar Zero Error ²			±5	±15	LSB
Power Supply Sensitivity	AVDD = 5 V ±5%		±3		LSB
AC ACCURACY					
Signal-to-Noise	$f_{IN} = 100$ kHz		90		dB ³
Spurious-Free Dynamic Range	$f_{IN} = 45$ kHz		100		dB
	$f_{IN} = 100$ kHz		100		dB
Total Harmonic Distortion	$f_{IN} = 45$ kHz		−100		dB
	$f_{IN} = 100$ kHz		−100		dB
Signal-to-(Noise+Distortion)	$f_{IN} = 45$ kHz		90		dB
	$f_{IN} = 100$ kHz		89		dB
−3 dB Input Bandwidth	−60 dB Input, $f_{IN} = 100$ kHz		30		dB
			18		MHz
SAMPLING DYNAMICS					
Aperture Delay			2		ns
Aperture Jitter			5		ps rms
Transient Response	Full-Scale Step			250	ns
REFERENCE					
External Reference Voltage Range		2.3	2.5	AVDD − 1.85	V
External Reference Current Drain	570 kSPS Throughput		115		μA
DIGITAL INPUTS					
Logic Levels					
V_{IL}		−0.3		+0.8	V
V_{IH}		2.0		OVDD + 0.3	V
I_{IL}		−1		+1	μA
I_{IH}		−1		+1	μA
DIGITAL OUTPUTS					
Data Format			Parallel or Serial 16-Bits		
Pipeline Delay			Conversion Results Available Immediately after Completed Conversion		
V_{OL}	$I_{SINK} = 1.6$ mA			0.4	V
V_{OH}	$I_{SOURCE} = −500$ μA	OVDD − 0.6			V
POWER SUPPLIES					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25	V
Operating Current ⁴	500 kSPS Throughput				
AVDD			15.5		mA
DVDD ⁵			3.8		mA
OVDD ⁵			100		μA
Power Dissipation ⁵	500 kSPS Throughput ⁴			115	mW
	100 SPS Throughput ⁶		21		μW
	In Power-Down Mode ⁷			7	μW

Parameter	Conditions	Min	Typ	Max	Unit
TEMPERATURE RANGE ⁸ Specified Performance	T _{MIN} to T _{MAX}	-40		+85	°C

NOTES

¹LSB means least significant bit. With the 0 V to 2.5 V input range, one LSB is 38.15 μ V.

²See Definition of Specifications section. These specifications do not include the error contribution from the external reference.

³All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified.

⁴In Normal Mode.

⁵Tested in Parallel Reading Mode.

⁶In Impulse Mode.

⁷With all digital inputs forced to OVDD or OGND, respectively.

⁸Contact factory for extended temperature range.

Specifications subject to change without notice.

TIMING SPECIFICATIONS (–40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)

Parameter	Symbol	Min	Typ	Max	Unit
REFER TO FIGURES 11 AND 12					
Convert Pulse Width	t ₁	5			ns
Time between Conversions (Warp Mode/Normal Mode/Impulse Mode)	t ₂	1.75/2/2.25		Note 1	μ s
CNVST LOW to BUSY HIGH Delay	t ₃			25	ns
BUSY HIGH All Modes Except in Master Serial Read after Convert Mode (Warp Mode/Normal Mode/Impulse Mode)	t ₄			1.5/1.75/2	μ s
Aperture Delay	t ₅		2		ns
End of Conversion to BUSY LOW Delay	t ₆	10			ns
Conversion Time (Warp Mode/Normal Mode/Impulse Mode)	t ₇			1.5/1.75/2	μ s
Acquisition Time	t ₈	250			ns
RESET Pulswidth	t ₉	10			ns
REFER TO FIGURES 13, 14, AND 15 (Parallel Interface Modes)					
CNVST LOW to DATA Valid Delay (Warp Mode/Normal Mode/Impulse Mode)	t ₁₀			1.5/1.75/2	μ s
DATA Valid to BUSY LOW Delay	t ₁₁	45			ns
Bus Access Request to DATA Valid	t ₁₂			40	ns
Bus Relinquish Time	t ₁₃	5		15	ns
REFER TO FIGURES 16 AND 17 (Master Serial Interface Modes) ²					
$\overline{\text{CS}}$ LOW to SYNC Valid Delay	t ₁₄			10	ns
$\overline{\text{CS}}$ LOW to Internal SCLK Valid Delay ²	t ₁₅			10	ns
$\overline{\text{CS}}$ LOW to SDOUT Delay	t ₁₆			10	ns
CNVST LOW to SYNC Delay (Warp Mode/Normal Mode/Impulse Mode)	t ₁₇		25/275/525		ns
SYNC Asserted to SCLK First Edge Delay	t ₁₈	4			ns
Internal SCLK Period	t ₁₉	40		75	ns
Internal SCLK HIGH (INV SCLK Low) ³	t ₂₀	30			ns
Internal SCLK LOW (INV SCLK Low) ³	t ₂₁	9.5			ns
SDOUT Valid Setup Time	t ₂₂	4.5			ns
SDOUT Valid Hold Time	t ₂₃	3			ns
SCLK Last Edge to SYNC Delay	t ₂₄	3			ns
$\overline{\text{CS}}$ HIGH to SYNC HI-Z	t ₂₅			10	ns
$\overline{\text{CS}}$ HIGH to Internal SCLK HI-Z	t ₂₆			10	ns
$\overline{\text{CS}}$ HIGH to SDOUT HI-Z	t ₂₇			10	ns
BUSY HIGH in Master Serial Read after Convert (Warp Mode/Normal Mode/Impulse Mode)	t ₂₈			2.75/3/3.25	μ s
CNVST LOW to SYNC Asserted Delay (Warp Mode/Normal Mode/Impulse Mode)	t ₂₉		1/1.25/1.5		μ s
SYNC Deasserted to BUSY LOW Delay	t ₃₀		50		ns
REFER TO FIGURES 18 AND 20 (Slave Serial Interface Modes) ²					
External SCLK Setup Time	t ₃₁	5			ns
External SCLK Active Edge to SDOUT Delay	t ₃₂	3		16	ns
SDIN Setup Time	t ₃₃	5			ns
SDIN Hold Time	t ₃₄	5			ns
External SCLK Period	t ₃₅	25			ns
External SCLK HIGH	t ₃₆	10			ns
External SCLK LOW	t ₃₇	10			ns

NOTES

¹In Warp Mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time.

²In Serial Interface Modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C_L of 10 pF; otherwise, the load is 60 pF maximum.

³If the polarity of SCLK is inverted, the timing references of SCLK are also inverted.

Specifications subject to change without notice.

AD7664

ABSOLUTE MAXIMUM RATINGS¹

IN ² , REF, INGND, REFGND to AGNDAVDD + 0.3 V to AGND - 0.3 V
Ground Voltage Differences	
AGND, DGND, OGNND ±0.3 V
Supply Voltages	
AVDD, DVDD, OVDD -0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD ±7 V
DVDD to OVDD ±7 V
Digital Inputs	
Except the Databus D(7:4) -0.3 V to DVDD + 3.0 V
Databus D(7:4) -0.3 V to OVDD + 3.0 V
Internal Power Dissipation ³ 700 mW
Internal Power Dissipation ⁴ 2.5 W
Junction Temperature 150°C
Storage Temperature Range -65°C to +150°C
Lead Temperature Range	
(Soldering 10 sec) 300°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²See Analog Input section.

³Specification is for the device in free air:

48-Lead LQFP; $\theta_{JA} = 91^\circ\text{C/W}$, $\theta_{JC} = 30^\circ\text{C/W}$.

⁴Specification is for device in free air:

48-Lead LFCSP; $\theta_{JA} = 26^\circ\text{C/W}$.



*IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD C_L OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 1. Load Circuit for Digital Interface Timing, SDOOUT, SYNC, SCLK Outputs, C_L = 10 pF




Figure 2. Voltage Reference Levels for Timing

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7664AST	-40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7664ASTRL	-40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7664ACP	-40°C to +85°C	Chip Scale (LFCSP)	CP-48
AD7664ACPRL	-40°C to +85°C	Chip Scale (LFCSP)	CP-48
EVAL-AD7664CB ¹		Evaluation Board	
EVAL-CONTROL-BRD2 ²		Controller Board	

NOTES

¹This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL-BRD2 for evaluation/demonstration purposes.


²This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7664 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Type	Description
1	AGND	P	Analog Power Ground Pin.
2	AVDD	P	Input Analog Power Pins. Nominally 5 V.
3, 40–42, 44–48	NC		No Connect.
4	DGND	DI	Must Be Tied to the Ground Where DVDD Is Referred.
5	OB/2C	DI	Straight Binary/Binary Twos Complement. When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is inverted resulting in a twos complement output from its internal shift register.
6	WARP	DI	Mode Selection. When HIGH and IMPULSE LOW, this input selects the fastest mode, the maximum throughput is achievable, and a minimum conversion rate must be applied in order to guarantee full specified accuracy. When LOW, full accuracy is maintained independent of the minimum conversion rate.
7	IMPULSE	DI	Mode Selection. When HIGH and WARP LOW, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate.
8	SER/PAR	DI	Serial/Parallel Selection Input. When LOW, the Parallel Port is selected; when HIGH, the Serial Interface Mode is selected and some bits of the DATA bus are used as a Serial Port.
9–12	D[0:3]	DO	Bit 0 to Bit 3 of the Parallel Port Data Output Bus. These pins are always outputs, regardless of the state of SER/PAR.
13	D4 or EXT/INT	DI/O	When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used as a digital select input for choosing the internal or an external data clock. With EXT/INT tied LOW, the internal clock is selected on the SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input.
14	D5 or INVSCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used to select the active state of the SYNC signal. It is active in both Master and Slave Mode. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
15	D6 or INVSCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 6 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used to invert the SCLK signal. It is active in both Master and Slave Mode.

AD7664

Pin No.	Mnemonic	Type	Description
16	D7 or RDC/SDIN	DI/O	<p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus.</p> <p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this input, part of the Serial Port, is used as either an external data input or a Read Mode selection input depending on the state of $\overline{\text{EXT/}\overline{\text{INT}}}$.</p> <p>When $\overline{\text{EXT/}\overline{\text{INT}}}$ is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence.</p> <p>When $\overline{\text{EXT/}\overline{\text{INT}}}$ is LOW, RDC/SDIN is used to select the Read Mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete.</p>
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V).
19	DVDD	P	Digital Power. Nominally at 5 V.
20	DGND	P	Digital Power Ground.
21	D8 or SDOUT	DO	<p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus.</p> <p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this output, part of the Serial Port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7664 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of OB/2C. In Serial Mode, when $\overline{\text{EXT/}\overline{\text{INT}}}$ is LOW, SDOUT is valid on both edges of SCLK.</p> <p>In Serial Mode, when $\overline{\text{EXT/}\overline{\text{INT}}}$ is HIGH:</p> <p>If $\overline{\text{INV}}\overline{\text{SCLK}}$ is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge.</p> <p>If $\overline{\text{INV}}\overline{\text{SCLK}}$ is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge.</p>
22	D9 or SCLK	DI/O	<p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus.</p> <p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this pin, part of the Serial Port, is used as a serial data clock input or output, dependent upon the logic state of the $\overline{\text{EXT/}\overline{\text{INT}}}$ pin. The active edge where the data SDOUT is updated depends upon the logic state of the $\overline{\text{INV}}\overline{\text{SCLK}}$ pin.</p>
23	D10 or SYNC	DO	<p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as the Bit 10 of the Parallel Port Data Output Bus.</p> <p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH, this output, part of the Serial Port, is used as a digital output frame synchronization for use with the internal data clock ($\overline{\text{EXT/}\overline{\text{INT}}} = \text{Logic LOW}$). When a read sequence is initiated and $\overline{\text{INV}}\overline{\text{SYNC}}$ is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is valid. When a read sequence is initiated and $\overline{\text{INV}}\overline{\text{SYNC}}$ is HIGH, SYNC is driven LOW and remains LOW while the SDOUT output is valid.</p>
24	D11 or RDERROR	DO	<p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus.</p> <p>When $\overline{\text{SER/}\overline{\text{PAR}}}$ is HIGH and $\overline{\text{EXT/}\overline{\text{INT}}}$ is HIGH, this output, part of the Serial Port, is used as an incomplete read error flag. In Slave Mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH.</p>
25–28	D[12:15]	DO	Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the state of $\overline{\text{SER/}\overline{\text{PAR}}}$.
29	BUSY	DO	Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be used as a data-ready clock signal.
30	DGND	P	Must Be Tied to Digital Ground.
31	$\overline{\text{RD}}$	DI	Read Data. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the interface parallel or serial output bus is enabled.
32	$\overline{\text{CS}}$	DI	Chip Select. When $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both LOW, the interface parallel or serial output bus is enabled. $\overline{\text{CS}}$ is also used to gate the external clock.
33	RESET	DI	Reset Input. When set to a logic HIGH, reset the AD7664. Current conversion if any is aborted. If not used, this pin could be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed.

Pin No.	Mnemonic	Type	Description
35	$\overline{\text{CNVST}}$	DI	Start Conversion. A falling edge on $\overline{\text{CNVST}}$ puts the internal sample-and-hold into the hold state and initiates a conversion. In Impulse Mode (IMPULSE HIGH and WARP LOW), if $\overline{\text{CNVST}}$ is held LOW when the acquisition phase (t_8) is complete, the internal sample-and-hold is put into the hold state and a conversion is immediately started.
36	AGND	P	Must Be Tied to Analog Ground.
37	REF	AI	Reference Input Voltage.
38	REFGND	AI	Reference Input Analog Ground.
39	INGND	AI	Analog Input Ground.
43	IN	AI	Primary Analog Input with a Range of 0 V to V_{REF} .

NOTES

AI = Analog Input

DI = Digital Input

DI/O = Bidirectional Digital

DO = Digital Output

P = Power

DEFINITION OF SPECIFICATIONS

Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Full-Scale Error

The last transition (from 011 . . . 10 to 011 . . . 11 in twos complement coding) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (2.49994278 V for the 0 V–2.5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

Unipolar Zero Error

The first transition should occur at a level 1/2 LSB above analog ground (19.073 μV for the 0 V–2.5 V range). Unipolar zero error is the deviation of the actual transition from that point.

Spurious-Free Dynamic Range (SFDR)

The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to $S/(N+D)$ by the following formula:

$$\text{ENOB} = \left(\frac{S}{[N + D]_{\text{dB}}} - 1.76 \right) / 6.02$$

and is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal to (Noise + Distortion) Ratio (S/[N+D])

$S/(N+D)$ is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for $S/(N+D)$ is expressed in decibels.

Aperture Delay

Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the $\overline{\text{CNVST}}$ input to when the input signal is held for a conversion.


Transient Response

The time required for the AD7664 to achieve its rated accuracy after a full-scale step function is applied to its input.


Overvoltage Recovery

The time required for the ADC to recover to full accuracy after an analog input signal 150% of full-scale is reduced to 50% of the full-scale value.


AD7664 – Typical Performance Characteristics




TPC 1. Integral Nonlinearity vs. Code




TPC 4. Differential Nonlinearity vs. Code




TPC 2. Histogram of 16,384 Conversions of a DC Input at the Code Transition




TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Center




TPC 3. Typical Positive INL Distribution (600 Units)




TPC 6. Typical Negative INL Distribution (600 Units)




TPC 7. FFT Plot




TPC 10. SNR and S/(N+D) vs. Input Level (Referred to Full Scale)




TPC 8. SNR, S/(N+D), and ENOB vs. Frequency



TPC 11. SNR, S/(N+D), THD vs. Temperature




TPC 9. THD, Harmonics, and SFDR vs. Frequency




TPC 12. Operating Currents vs. Sample Rate


AD7664



TPC 13. Zero Error, Full-Scale Error vs. Temperature



TPC 15. Power-Down Operating Currents vs. Temperature



TPC 14. Typical Delay vs. Load Capacitance C_L

CIRCUIT INFORMATION

The AD7664 is a very fast, low power, single-supply, precise 16-bit analog-to-digital converter (ADC). The AD7664 features different modes to optimize performances according to the applications.

In Warp Mode, the AD7664 is capable of converting 570,000 samples per second (570 kSPS).

The AD7664 provides the user with an on-chip track-and-hold, successive-approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7664 can be operated from a single 5 V supply and interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP package or a 48-lead LFCSP package that saves space and allows flexible configurations as either a serial or parallel interface. The AD7664 is a pin-to-pin compatible upgrade of the AD7660.

CONVERTER OPERATION

The AD7664 is a successive-approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of an array of 16 binary weighted capacitors and an additional LSB capacitor. The comparator's negative input is connected to a dummy capacitor of the same value as the capacitive DAC array.

During the acquisition phase, the common terminal of the array tied to the comparator's positive input is connected to AGND via SW_A . All independent switches are connected to the analog

input IN. Thus, the capacitor array is used as a sampling capacitor and acquires the analog signal on the IN input. Similarly, the dummy capacitor acquires the analog signal on the INGND input.

When the \overline{CNVST} input goes LOW, a conversion phase is initiated. When the conversion phase begins, SW_A and SW_B are opened first. The capacitor array and the dummy capacitor are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between IN and INGND captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary-weighted voltage steps ($V_{REF}/2, V_{REF}/4, \dots, V_{REF}/65536$). The control logic toggles these switches, starting with the MSB first, to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output LOW.

Modes of Operation

The AD7664 features three modes of operation: Warp, Normal, and Impulse. Each of these modes is suitable for specific applications.

The Warp Mode allows the fastest conversion rate up to 570 kSPS. However, in this mode and this mode only, the full specified accuracy is guaranteed only when the time between conversions does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms, for instance, after power-up, the first conversion result should be ignored. This mode makes the AD7664 ideal for applications where both high accuracy and fast sample rate are required.




Figure 3. ADC Simplified Schematic

AD7664

The Normal Mode is the fastest mode (500 kSPS) without any limitation on the time between conversions. This mode makes the AD7664 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required.

The Impulse Mode, the lowest power dissipation mode, allows power saving between conversions. When operating at 100 SPS, for example, it typically consumes only 21 μW . This feature makes the AD7664 ideal for battery-powered applications.

Transfer Functions

Using the $\text{OB}/\overline{\text{ZC}}$ digital input, the AD7664 offers two output codings: straight binary and twos complement. The LSB size is $V_{\text{REF}}/65536$, which is about 38.15 μV . The ideal transfer characteristics for the AD7664 are shown in Figure 4 and Table II.




Figure 4. ADC Ideal Transfer Function

Table II. Output Codes and Ideal Input Voltages

Description	Analog Input	Digital Output Code Hexa	
		Straight Binary	Twos Complement
FSR - 1 LSB	2.499962 V	FFFF ¹	7FFF ¹
FSR - 2 LSB	2.499923 V	FFFE	7FFE
Midscale + 1 LSB	1.250038 V	8001	0001
Midscale	1.25 V	8000	0000
Midscale - 1 LSB	1.249962 V	7FFF	FFFF
-FSR + 1 LSB	38 μV	0001	8001
-FSR	0 V	0000 ²	8000 ²


NOTES

¹This is also the code for overrange analog input ($V_{\text{IN}} - V_{\text{INGND}}$ above $V_{\text{REF}} - V_{\text{REFGND}}$).

²This is also the code for underrange analog input (V_{IN} below V_{INGND}).

TYPICAL CONNECTION DIAGRAM

Figure 5 shows a typical connection diagram for the AD7664.



NOTES

¹THE ADR421 IS RECOMMENDED WITH $C_{\text{REF}} = 47\mu\text{F}$.

²THE AD8021 IS RECOMMENDED WITH A COMPENSATION CAPACITOR $C_{\text{C}} = 10\text{ pF}$, TYPE CERAMIC NPO.

³OPTIONAL LOW JITTER CNVST.

Figure 5. Typical Connection Diagram

Analog Input

Figure 6 shows an equivalent circuit of the input structure of the AD7664.




Figure 6. Equivalent Analog Input Circuit

The two diodes D1 and D2 provide ESD protection for the analog inputs IN and INGND. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from AVDD. In such cases, an input buffer with a short circuit current limitation can be used to protect the part.

This analog input structure allows the sampling of the differential signal between IN and INGND. Unlike other converters, the INGND input is sampled at the same time as the IN input. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 7, which represents the typical CMRR over frequency. For instance, by using INGND to sense a remote signal ground, difference of ground potentials between the sensor and the local ADC ground are eliminated.




Figure 7. Analog Input CMRR vs. Frequency

During the acquisition phase, the impedance of the analog input IN can be modeled as a parallel combination of capacitor C1 and the network formed by the series connection of R1 and C2. Capacitor C1 is primarily the pin capacitance. The resistor R1 is typically 140 Ω and is a lumped component made up of some serial resistors and the on resistance of the switches. The capacitor C2 is typically 60 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C1. The R1, C2 makes a one-pole low-pass filter that reduces the undesirable aliasing effect and limits the noise.

When the source impedance of the driving circuit is low, the AD7664 can be driven directly. Large source impedances will

significantly affect the ac performances, especially the total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades in function of the source impedance and the maximum input frequency as shown in Figure 8.




Figure 8. THD vs. Analog Input Frequency and Source Resistance

Driver Amplifier Choice

Although the AD7664 is easy to drive, the driver amplifier needs to meet at least the following requirements:

- The driver amplifier and the AD7664 analog input circuit must be able, together, to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, the settling at 0.1% to 0.01% is more commonly specified. It could significantly differ from the settling time at 16-bit level and it should, therefore, be verified prior to the driver selection. The tiny op amp AD8021, which combines ultralow noise and a high gain bandwidth, meets this settling time requirement even when used with high gain up to 13.
- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7664. The noise coming from the driver is filtered by the AD7664 analog input circuit one-pole low-pass filter made by R1 and C2 or the external filter, if any is used. The SNR degradation due to the amplifier is:

$$SNR_{LOSS} = 20 \log \left[\frac{28}{\sqrt{784 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right]$$

where:

f_{-3dB} is the -3 dB input bandwidth in MHz of the AD7664 (18 MHz) or the cutoff frequency of the input filter, if any used.

N is the noise gain of the amplifier (1, if in buffer configuration).

e_N is the equivalent input noise voltage of the op amp in nV/ \sqrt{Hz} .

AD7664

For instance, in a driver like the AD8021, with an equivalent input noise of $2 \text{ nV}/\sqrt{\text{Hz}}$ and configured as a buffer, thus with a noise gain of 1, the SNR degrades by 0.58 dB.

- The driver needs to have a THD performance suitable to that of the AD7664. TPC 12 gives the THD versus frequency that the driver should preferably exceed.

The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type.

The AD8022 could also be used where a dual version is needed and a gain of 1 is used.

The AD829 is another alternative where high frequency (above 100 kHz) performance is not required. In a gain of 1, it requires an 82 pF compensation capacitor.

The AD8610 is another option where low bias current is needed in low frequency applications.

Voltage Reference Input

The AD7664 uses an external 2.5 V voltage reference.

The voltage reference input REF of the AD7664 has a dynamic input impedance; it should, therefore, be driven by a low impedance source with an efficient decoupling between REF and REFGND inputs. This decoupling depends on the choice of the voltage reference, but usually consists of a 1 μF ceramic capacitor and a low ESR tantalum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance. 47 μF is an appropriate value for the tantalum capacitor when used with one of the recommended reference voltages:

- The low noise, low temperature drift ADR421 and AD780 voltage references
- The low power ADR291 voltage reference
- The low cost AD1582 voltage reference

For applications using multiple AD7664s, it is more effective to buffer the reference voltage with a low noise, very stable op amp like the AD8031.

Care should also be taken with the reference temperature coefficient of the voltage reference that directly affects the full-scale accuracy, if this parameter matters. For instance, a $\pm 15 \text{ ppm}/^\circ\text{C}$ tempco of the reference changes the full scale by $\pm 1 \text{ LSB}/^\circ\text{C}$.

V_{REF} , as mentioned in the specification table, could be increased to $\text{AVDD} - 1.85 \text{ V}$. The benefit here is the increased SNR obtained as a result of this increase. Since the input range is defined in terms of V_{REF} , this would essentially increase the range to make it a 0 V to 3 V input range with an AVDD above 4.85 V. The theoretical improvement as a result of this increase in reference is 1.58 dB ($20 \log [3/2.5]$). Due to the theoretical quantization noise, however, the observed improvement is approximately 1 dB. The AD780 can be selected with a 3 V reference voltage.

Power Supply

The AD7664 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and 5.25 V. To reduce the number of supplies needed, the digital core

(DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7664 is independent of power supply sequencing and thus free from supply voltage induced latch-up. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 9.

POWER DISSIPATION VERSUS THROUGHPUT

Operating currents are very low during the acquisition phase, which allows significant power savings when the conversion rate is reduced, as shown in Figure 10. This power saving depends on the mode used. In Impulse Mode, the AD7664 automatically reduces its power consumption at the end of each conversion phase. This feature makes the AD7664 ideal for very low power battery-operated applications. It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power supply rails (i.e., DVDD or DGND for all inputs except EXT/INT, INVSYN, INVSCLK, RDC/SDIN, and OVDD or OGDND for these last four inputs).




Figure 9. PSRR vs. Frequency




Figure 10. Power Dissipation vs. Sample Rate

CONVERSION CONTROL

Figure 11 shows the detailed timing diagrams of the conversion process. The AD7664 is controlled by the signal $\overline{\text{CNVST}}$, which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The $\overline{\text{CNVST}}$ signal operates independently of CS and $\overline{\text{RD}}$ signals.




Figure 11. Basic Conversion Timing

In Impulse Mode, conversions can be automatically initiated. If $\overline{\text{CNVST}}$ is held LOW when BUSY is LOW, the AD7664 controls the acquisition phase and then automatically initiates a new conversion. By keeping $\overline{\text{CNVST}}$ LOW, the AD7664 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes LOW. Also, at power-up, $\overline{\text{CNVST}}$ should be brought LOW once to initiate the conversion process. In this mode, the AD7664 could sometimes run slightly faster than the guaranteed limits in the Impulse Mode of 444 kSPS. This feature does not exist in Warp or Normal Modes.




Figure 12. RESET Timing

Although $\overline{\text{CNVST}}$ is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot and undershoot or ringing.

It is a good thing to shield the $\overline{\text{CNVST}}$ trace with ground and also to add a low value serial resistor (i.e., 50 Ω) termination close to the output of the component that drives this line.

For applications where the SNR is critical, the $\overline{\text{CNVST}}$ signal should have a very low jitter. This may be achieved by using a dedicated oscillator for $\overline{\text{CNVST}}$ generation or, at least, to clock it with a high frequency, low jitter clock as shown in Figure 5.

DIGITAL INTERFACE

The AD7664 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel databus. The AD7664 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7664 to the host system interface digital supply. Finally, by using the $\text{OB}/\overline{2\text{C}}$ input pin, either twos complement or straight binary coding can be used.

The two signals $\overline{\text{CS}}$ and $\overline{\text{RD}}$ control the interface. $\overline{\text{CS}}$ and $\overline{\text{RD}}$ have a similar effect, because they are OR'd together internally. When at least one of these signals is HIGH, the interface outputs are in high impedance. Usually, $\overline{\text{CS}}$ allows the selection of each AD7664 in multicircuit applications and is held LOW in a single AD7664 design. $\overline{\text{RD}}$ is generally used to enable the conversion result on the databus.




Figure 13. Master Parallel Data Timing for Reading (Continuous Read)

PARALLEL INTERFACE

The AD7664 is configured to use the parallel interface when the $\text{SER}/\overline{\text{PAR}}$ is held LOW. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figures 14 and 15. When the data is read during the conversion, however, it is recommended that it be read-only during the first half of the conversion phase. This avoids any potential feed-through between voltage transients on the digital interface and the most critical analog conversion circuitry.




Figure 14. Slave Parallel Data Timing for Reading (Read after Convert)




Figure 15. Slave Parallel Data Timing for Reading (Read during Convert)

SERIAL INTERFACE

The AD7664 is configured to use the serial interface when the SER/\overline{PAR} is held HIGH. The AD7664 outputs 16 bits of data, MSB first, on the $SDOUT$ pin. This data is synchronized with the 16 clock pulses provided on the $SCLK$ pin. The output data is valid on both the rising and falling edge of the data clock.

MASTER SERIAL INTERFACE

Internal Clock

The AD7664 is configured to generate and provide the serial data clock $SCLK$ when the EXT/\overline{INT} pin is held LOW. The AD7664 also generates a $SYNC$ signal to indicate to the host when the serial data is valid. The serial clock $SCLK$ and the $SYNC$ signal can be inverted, if desired. Depending on $RDC/SDIN$ input, the data can be read after each conversion or during the following conversion. Figures 16 and 17 show the detailed timing diagrams of these two modes.




Figure 16. Master Serial Data Timing for Reading (Read after Convert)




Figure 17. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)




Figure 18. Slave Serial Data Timing for Reading (Read after Convert)

Because the AD7664 is used with a fast throughput, the Master Read During Conversion Mode is the most often recommended Serial Mode, when it can be used. In this mode, the serial clock and data toggle at appropriate instants that minimize potential feedthrough between digital activity and the critical conversion decisions.

In Read-after-Conversion Mode, it should be noted that, unlike in other modes, the signal BUSY returns LOW after the 16 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width.

SLAVE SERIAL INTERFACE

External Clock

The AD7664 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held HIGH. In this mode, several methods can be used to read the data. The external serial clock is gated by CS. When CS and RD are both LOW, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally HIGH or normally LOW, when inactive. Figures 18 and 20 show the detailed timing diagrams of these methods.

While the AD7664 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase, because the AD7664 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is LOW or, more importantly, that it does not transition during the latter half of BUSY HIGH.

External Discontinuous Clock Data Read after Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most often recommended of the serial Slave Modes. Figure 18 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning LOW, the result of this conversion can be read

while both CS and RD are LOW. The data is shifted out, MSB first, with 16 clock pulses and is valid on both the rising and falling edge of the clock.

Among the advantages of this method, the conversion performance is not degraded, because there are no voltage transients on the digital interface during the conversion process.

Another advantage is the ability to read the data at any speed up to 40 MHz, which accommodates both slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7664 provides a daisy-chain feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 19. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Therefore, the MSB of the upstream converter just follows the LSB of the downstream converter on the next SCLK cycle.




Figure 19. Two AD7664s in a Daisy-Chain Configuration




Figure 20. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert)

External Clock Data Read during Conversion

Figure 20 shows the detailed timing diagram of this method. During a conversion, while both \overline{CS} and \overline{RD} are LOW, the result of the previous conversion can be read. The data is shifted out MSB first with 16 clock pulses, and is valid on both the rising and falling edge of the clock. The 16 bits have to be read before the current conversion is complete; otherwise, $\overline{RDERROR}$ is pulsed HIGH and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode and $\overline{RDC}/\overline{SDIN}$ input should always be tied either HIGH or LOW.

To reduce performance degradation due to digital activity, a fast discontinuous clock of at least 18 MHz when in Impulse Mode, 25 MHz when in Normal Mode, or 40 MHz when in Warp Mode is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read the data after conversion and continue to read the last bits even after a new conversion has been initiated. That allows the use of a slower clock speed such as 14 MHz in Impulse Mode, 18 MHz in Normal Mode, and 25 MHz in Warp Mode.

MICROPROCESSOR INTERFACING

The AD7664 is ideally suited for traditional dc measurement applications supporting a microprocessor and ac signal processing applications interfacing to a digital signal processor. The AD7664 is designed to interface either with a parallel 8-bit or 16-bit wide interface, or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7664 to prevent digital noise from coupling into the ADC. The following section discusses the use of an AD7664 with an ADSP-219x SPI equipped DSP.

SPI Interface (ADSP-219x)

Figure 21 shows an interface diagram between the AD7664 and an SPI-equipped ADSP-219x. To accommodate the slower speed of the DSP, the AD7664 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command can be initiated in response to an internal timer interrupt. The reading process can be initiated in response to the end-of-conversion signal (\overline{BUSY} going LOW) using an interrupt line of the DSP. The serial interface (SPI) on the ADSP-219x is configured for master mode—(\overline{MSTR}) = 1, Clock Polarity bit (\overline{CPOL}) = 0, Clock Phase bit (\overline{CPHA}) = 1, and SPI Interrupt Enable (\overline{TIMOD}) = 00—by writing to the SPI control register ($\overline{SPICLTx}$). To meet all timing requirements, the SPI clock should be limited to 17 Mbps, which allows it to read an ADC result in less than 1 μ s. When a higher sampling rate is desired, use of one of the parallel interface modes is recommended.





Figure 21. Interfacing the AD7664 to an SPI Interface

OUTLINE DIMENSIONS


48-Lead Low Profile Quad Flat Package [LQFP]
(ST-48)

Dimensions shown in millimeters



48-Lead Lead Frame Chip Scale Package [LFCSP]
7 x7 mm Body
(CP-48)

Dimensions shown in millimeters



Revision History

Location	Page
1/04—Data Sheet changed from REV. D to REV. E.	
Changes to title	1
Changes to FEATURES	1
10/03—Data Sheet changed from REV. C to REV. D.	
Changes to title	1
Added PulsAR Selection table	1
Changes to FEATURES	1
Changes to GENERAL DESCRIPTION	1
Changes to ABSOLUTE MAXIMUM RATINGS	4
Changes to ORDERING GUIDE	4
Added new TPC 2, 3, and 13 and renumbered successive TPCs	8
Changes to Circuit Information section	10
Changes to Driver Amplifier Choice section	12
Replaced MICROPROCESSOR INTERFACING section	17
Deleted Figure 22 and renumbered successive figures	18
Changes to Table III	18
Added CP-48	19
Updated OUTLINE DIMENSIONS	19
11/01—Data Sheet changed from REV. B to REV. C.	
Edits to FEATURES	1
Edits to SPECIFICATIONS	3
Edits to ORDERING GUIDE	4
TPC 12 replaced with new data	9
Edits to Voltage Reference Input	13
Edits to OUTLINE DIMENSIONS	19
8/01 Revision History continued on next page	

AD7664

Revision History

Location	Page
8/01—Data Sheet changed from REV. A to REV. B.	
Edit to FEATURES	1
Edit to PRODUCT HIGHLIGHTS	1
Edit to SPECIFICATIONS	2
Edit to Timing Specifications	3
Edit to ABSOLUTE MAXIMUM RATINGS	4
Edit to ORDERING GUIDE	4
Edit to PIN FUNCTION DESCRIPTIONS	5
Edits to TPC 3	8
Edits to TPCs 7, 10	9
Edit to Figure 5	11
Edit to Driver Amplifier Choice section	12
Edit to Figure 8	12
Edit to CONVERSION CONTROL section	13
Edit to Voltage Reference Input section	13
Edit to External Clock section	16
Edit to Figure 18	16
Edit to Figure 20	17
Edits to Bipolar and Wider Input Range section	18
Edits to Figure 23	18
Edit to Table II	18

