Si5325

## $\mu$ P-Programmable Precision Clock Multiplier

## Description

The Si 5325 is a low jitter, precision clock multiplier for applications requiring clock multiplication without jitter attenuation. The Si5325 accepts dual clock inputs ranging from 10 to 710 MHz and generates two clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz . The two outputs are divided down separately from a common source. The device provides frequency translation combinations across this operating range. The Si5325 input clock frequency and clock multiplication ratio are programmable through an $I^{2} \mathrm{C}$ or SPI interface. The Si5325 is based on Silicon Laboratories' 3rd-generation DSPLL ${ }^{\circledR}$ technology, which provides frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable. Operating from a single $1.8,2.5$, or 3.3 V supply, the Si 5325 is ideal for providing clock multiplication in high performance timing applications.

## Applications

- SONET/SDH OC-48/STM-16 and OC-192/STM-64 line cards
- GbE/10GbE, 1/2/4/8/10GFC line cards
- ITU G. 709 and custom FEC line cards
- Optical modules
- Wireless basestations
- Data converter clocking
- xDSL
- SONET/SDH + PDH clock synthesis
- Test and measurement


## Features

- Generates frequencies from 10 to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 10 to 710 MHz
- Low jitter clock outputs with jitter generation as low as 0.5 ps rms ( $12 \mathrm{kHz}-20 \mathrm{MHz}$ )
- Integrated loop filter with selectable loop bandwidth ( 150 kHz to 2 MHz )
- Dual clock inputs w/manual or automatically controlled switching
- Dual clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS)
- Support for ITU G. 709 and custom FEC ratios (255/238, 255/237, 255/236)
- LOS, FOS alarm outputs
- Digitally-controlled output phase adjust
- $I^{2} \mathrm{C}$ or SPI programmable
- On-chip voltage regulator for $1.8 \pm 5 \%, 2.5$ or 3.3 V $\pm 10 \%$ operation
- Small size: $6 \times 6 \mathrm{~mm}$ 36-lead QFN
- Pb-free, ROHS compliant


Si5325

## Table of Contents

Section Page

1. Functional Description ..... 7
1.1. Further Documentation ..... 7
2. Pin Descriptions: Si5325 ..... 8
3. Register Map ..... 11
4. Register Descriptions ..... 13
5. Ordering Guide ..... 46
6. Package Outline: 36-Pin QFN ..... 47
7. Recommended PCB Layout ..... 48
8. Top Mark ..... 49
Document Change List ..... 51
Contact Information ..... 52

Table 1. Performance Specifications
( $\mathrm{V}_{\mathrm{DD}}=1.8 \pm 5 \%, 2.5 \pm 10 \%$, or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Range | $\mathrm{T}_{\mathrm{A}}$ |  | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage | $V_{\text {DD }}$ |  | 2.97 | 3.3 | 3.63 | V |
|  |  |  | 2.25 | 2.5 | 2.75 | V |
|  |  |  | 1.71 | 1.8 | 1.89 | V |
| Supply Current | $I_{\text {DD }}$ | $\mathrm{f}_{\text {OUT }}=622.08 \mathrm{MHz}$ <br> Both CKOUTs enabled LVPECL format output | - | 251 | 279 | mA |
|  |  | CKOUT2 disabled | - | 217 | 243 | mA |
|  |  | $\mathrm{f}_{\mathrm{OUT}}=19.44 \mathrm{MHz}$ <br> Both CKOUTs enabled CMOS format output | - | 204 | 234 | mA |
|  |  | CKOUT2 disabled | - | 194 | 220 | mA |
|  |  | Disable Mode | - | 165 | - | mA |
| Input Clock Frequency (CKIN1, CKIN2) | $\mathrm{CK}_{\mathrm{F}}$ | Input frequency and clock multiplication ratio determined by programming device PLL dividers. Consult Silicon Laboratories configuration software DSPLLsim at www.silabs.com/timing (click on Documentation) to determine PLL divider settings for a given input frequency/clock multiplication ratio combination. | 10 | - | 710 | MHz |
| Output Clock Frequency (CKOUT1, CKOUT2) | $\mathrm{CK}_{\mathrm{OF}}$ |  | $\begin{gathered} .002 \\ 970 \\ 1213 \end{gathered}$ | - | $\begin{gathered} 945 \\ 1134 \\ 1400 \end{gathered}$ | MHz |
| Input Clocks (CKIN1, CKIN2) |  |  |  |  |  |  |
| Input Voltage Level Limits | $\mathrm{CKN}_{\text {VIN }}$ |  | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Differential Voltage Swing | $\mathrm{CKN}_{\text {DPP }}$ |  | 0.25 | - | - | $\mathrm{V}_{\mathrm{PP}}$ |
| Common Mode Voltage | $\mathrm{CKN}_{\text {VCM }}$ | $1.8 \mathrm{~V} \pm 5 \%$ | 0.9 | - | 1.4 | V |
|  |  | $2.5 \mathrm{~V} \pm 10 \%$ | 1.0 | - | 1.7 | V |
|  |  | $3.3 \mathrm{~V} \pm 10 \%$ | 1.1 | - | 1.95 | V |
| Rise/Fall Time | $\mathrm{CKN}_{\text {TRF }}$ | 20-80\% |  | - | 11 | ns |
| Duty Cycle (Minimum Pulse Width) | $\mathrm{CKN}_{\text {DC }}$ | Whichever is smaller | 40 | - | 60 | \% |
|  |  |  | 2 | - | - | ns |
| Output Clocks (CKOUT1, CKOUT2) |  |  |  |  |  |  |
| Common Mode | $V_{\text {OCM }}$ | LVPECL $100 \Omega$ load line-to-line | $\mathrm{V}_{\mathrm{DD}}-1.42$ | - | $\mathrm{V}_{\mathrm{DD}}-1.25$ | V |
| Differential Output Swing | $\mathrm{V}_{\text {OD }}$ |  | 1.1 | - | 1.9 | V |
| Single Ended Output Swing | $\mathrm{V}_{\text {SE }}$ |  | 0.5 | - | 0.93 | V |
| Rise/Fall Time | $\mathrm{CKO}_{\text {TRF }}$ | 20-80\% | - | 230 | 350 | ps |
| Duty Cycle Uncertainty | $\mathrm{CKO}_{\text {DC }}$ | LVPECL <br> Differential $100 \Omega$ <br> Line-to-Line Measured at 50\% point | -40 | - | 40 | ps |
| Note: For a more comprehensive listing of device specifications, please consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing (click on Documentation). |  |  |  |  |  |  |

Table 1. Performance Specifications (Continued)
$\left(V_{D D}=1.8 \pm 5 \%, 2.5 \pm 10 \%\right.$, or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=-40$ to $\left.85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLL Performance |  |  |  |  |  |  |
| Jitter Generation | $J_{\text {GEN }}$ | $\mathrm{f}_{\mathrm{IN}}=\mathrm{f}_{\text {OUT }}=622.08 \mathrm{MHz}$, LVPECL output format $50 \mathrm{kHz}-80 \mathrm{MHz}$ | - | 0.47 | - | ps rms |
|  |  | $12 \mathrm{kHz}-20 \mathrm{MHz}$ | - | 0.48 | - | ps rms |
| Jitter Transfer | $\mathrm{J}_{\text {PK }}$ |  | - | 0.05 | 0.1 | dB |
| Phase Noise | $\mathrm{CKO}_{\text {PN }}$ | $\begin{gathered} \mathrm{f}_{\mathrm{IN}}=\mathrm{f}_{\text {out }}=622.08 \mathrm{MHz} \\ 100 \mathrm{~Hz} \text { offset } \end{gathered}$ | - | -85 | - | dBc/Hz |
|  |  | 1 kHz offset | - | -90 | - | dBc/Hz |
|  |  | 10 kHz offset | - | -113 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 100 kHz offset | - | -118 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 MHz offset | - | -132 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
| Subharmonic Noise | $\mathrm{SP}_{\text {SUBH }}$ | Phase Noise @ 100 kHz Offset | - | -88 | - | dBc |
| Spurious Noise | $\mathrm{SP}_{\text {SPUR }}$ | $\begin{gathered} \text { Max spur @ } n \times F 3 \\ (n \geq 1, n \times F 3<100 \mathrm{MHz}) \end{gathered}$ | - | -93 | - | dBc |
| Package |  |  |  |  |  |  |
| Thermal Resistance Junction to Ambient | $\theta_{\text {JA }}$ | Still Air | - | 38 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Note: For a more comprehensive listing of device specifications, please consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing (click on Documentation). |  |  |  |  |  |  |

Table 2. Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| DC Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to 3.8 | V |
| LVCMOS Input Voltage | $\mathrm{V}_{\mathrm{DIG}}$ | -0.3 to ( $\mathrm{V}_{\mathrm{DD}}+0.3$ ) | V |
| CKINn Voltage Level Limits | $\mathrm{CKN}_{\mathrm{VIN}}$ | 0 to $\mathrm{V}_{\mathrm{DD}}$ | V |
| Operating Junction Temperature | $\mathrm{T}_{\mathrm{JCT}}$ | -55 to 150 | C |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{STG}}$ | -55 to 150 | C |
| ESD HBM Tolerance (100 pF, 1.5 kת); All pins except <br> CKIN+/CKIN- |  | 2 | kV |
| ESD MM Tolerance; All pins except CKIN+/CKIN- |  | 150 | V |
| ESD HBM Tolerance (100 pF, 1.5 kS); CKIN+/CKIN- |  | 750 | V |
| ESD MM Tolerance; CKIN+/CKIN- |  | 100 | V |
| Latch-Up Tolerance |  | JESD78 Compliant |  |

Note: Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.


Figure 1. Typical Phase Noise Plot

| Jitter Bandwidth | RMS Jitter (fs) |
| :---: | :---: |
| OC-48, 12 kHz to 20 MHz | 374 |
| OC-192, 20 kHz to 80 MHz | 388 |
| OC-192, 4 MHz to 80 MHz | 181 |
| OC-192, 50 kHz to 80 MHz | 377 |
| Broadband, 800 Hz to 80 MHz | 420 |



Figure 2. Si5325 Typical Application Circuit ( $I^{2} \mathrm{C}$ Control Mode)


Figure 3. Si5325 Typical Application Circuit (SPI Control Mode)

## 1. Functional Description

The Si5325 is a low jitter, precision clock multiplier for applications requiring clock multiplication without jitter attenuation. The Si5325 accepts dual clock inputs ranging from 10 to 710 MHz and generates two synchronous clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz . The device provides frequency translation across this operating range. Independent dividers are available for each input clock and output clock, so the Si5325 can accept input clocks at different frequencies and it can generate output clocks at different frequencies. The Si 5325 input clock frequency and clock multiplication ratio are programmable through an $I^{2} \mathrm{C}$ or SPI interface. Silicon Laboratories offers a PC-based software utility, DSPLLsim, that can be used to determine the optimum PLL divider settings for a given input frequency/clock multiplication ratio combination that minimizes phase noise and power consumption. This utility can be downloaded from http://www.silabs.com/timing (click on Documentation).
The Si5325 is based on Silicon Laboratories' 3rdgeneration DSPLL ${ }^{\circledR}$ technology, which provides frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5325 PLL loop bandwidth is digitally programmable and supports a range from 30 kHz to 1.3 MHz . The DSPLLsim software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.
In the case when the input clocks enter alarm conditions, the PLL will freeze the DCO output frequency near its last value to maintain operation with an internal state close to the last valid operating state.
The Si5325 has two differential clock outputs. The electrical format of each clock output is independently programmable to support LVPECL, LVDS, CML, or CMOS loads. If not required, the second clock output can be powered down to minimize power consumption. In addition, the phase of one output clock may be adjusted in relation to the phase of the other output clock. The resolution varies from 800 ps to 2.2 ns depending on the PLL divider settings. Consult the DSPLLsim configuration software to determine the phase offset resolution for a given input clock/clock multiplication ratio combination. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5 , or 3.3 V supply.

### 1.1. Further Documentation

Consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual (FRM) for detailed information about the Si5325. Additional design support is available from Silicon Laboratories through your distributor.
Silicon Laboratories has developed a PC-based software utility called DSPLLsim to simplify device configuration, including frequency planning and loop bandwidth selection. The FRM and this utility can be downloaded from http://www.silabs.com/timing; click on Documentation.

## 2. Pin Descriptions: Si5325



Pin numbers are preliminary and subject to change.
Table 3. Si5325 Pin Descriptions

| Pin \# | Pin Name | 1/0 | Signal Level | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{RST}}$ | 1 | LVCMOS | External Reset. <br> Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device registers to their default value. Clock outputs are tristated during reset. The part must be programmed after a reset or power-on to get a clock output. See Family Reference Manual for details. <br> This pin has a weak pull-up. |
| $\begin{aligned} & 2,7,9,14 \\ & 18,30,33 \end{aligned}$ | NC |  |  | No Connect. <br> This pin must be left unconnected for normal operation. |
| 3 | INT_C1B | O | LVCMOS | Interrupt/CKIN1 Invalid Indicator. <br> This pin functions as a device interrupt output or an alarm output for CKIN1. If used as an interrupt output, INT_PIN must be set to 1. The pin functions as a maskable interrupt output with active polarity controlled by the INT_POL register bit. <br> If used as an alarm output, the pin functions as a LOS (and optionally FOS) alarm indicator for CKIN1. Set CK1_BAD_PIN = 1 and $I N T \_P I N=0$. <br> $0=$ CKIN1 present. <br> 1 = LOS (FOS) on CKIN1. <br> The active polarity is controlled by $C K \_B A D \_P O L$. If no function is selected, the pin tristates. |
| Note: Internal register names are indicated by underlined italics, e.g., INT_PIN. See Si5325 Register Map. |  |  |  |  |

Table 3. Si5325 Pin Descriptions (Continued)

| Pin \# | Pin Name | I/O | Signal Level | Description |
| :---: | :---: | :---: | :---: | :---: |
| 4 | C2B | 0 | LVCMOS | CKIN2 Invalid Indicator. <br> This pin functions as a LOS (and optionally FOS) alarm indicator for CKIN2 if CK2_BAD_PIN $=1$. <br> $0=$ CKIN2 present. <br> 1 = LOS (FOS) on CKIN2. <br> The active polarity can be changed by $C K \_B A D \_P O L$. If $C K 2 \_B A D \_P I N=0$, the pin tristates. |
| $\begin{gathered} 5,10,11 \\ 15,32 \end{gathered}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ | Supply | Supply. <br> The device operates from a $1.8,2.5$, or 3.3 V supply. Bypass capacitors should be associated with the following VDD pins: <br> A $1.0 \mu \mathrm{~F}$ should also be placed as close to device as is practical. |
| $\begin{gathered} 6,8,19 \\ 2031 \end{gathered}$ | GND | GND | Supply | Ground. <br> Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device. |
| $\begin{aligned} & 12 \\ & 13 \end{aligned}$ | CKIN2+ <br> CKIN2- | I | Multi | Clock Input 2. <br> Differential input clock. This input can also be driven with a single-ended signal. Input frequency range is 10 to 710 MHz . |
| $\begin{aligned} & 16 \\ & 17 \end{aligned}$ | CKIN1+ CKIN1- | 1 | Multi | Clock Input 1. <br> Differential input clock. This input can also be driven with a single-ended signal. Input frequency range is 10 to 710 MHz . |
| 21 | CS_CA | I/O | LVCMOS | Input Clock Select/Active Clock Indicator. <br> Input: In manual clock selection mode, this pin functions as the manual input clock selector if the CKSEL_PIN is set to 1 . <br> $0=$ Select CKIN1. <br> 1 = Select CKIN2. <br> If $C K S E L \_P I N=0$, the $C K S E L \_R E G$ register bit controls this function. If configured as input, must be set high or low. <br> Output: In automatic clock selection mode, this pin indicates which of the two input clocks is currently the active clock. If alarms exist on both clocks, CA will indicate the last active clock that was used before entering the VCO freeze state. The CK_ACTV_PIN register bit must be set to 1 to reflect the active clock status to the CA output pin. <br> $0=$ CKIN1 active input clock. <br> 1 = CKIN2 active input clock. <br> If CK_ACTV_PIN $=0$, this pin will tristate. The CA status will always be reflected in the $C K \_A C T V \_R E G$ read only register bit. |
| Note: Internal register names are indicated by underlined italics, e.g., INT_PIN. See Si5325 Register Map. |  |  |  |  |

Table 3. Si5325 Pin Descriptions (Continued)

| Pin \# | Pin Name | I/O | Signal Level | Description |
| :---: | :---: | :---: | :---: | :---: |
| 22 | SCL | 1 | LVCMOS | Serial Clock/Serial Clock. <br> This pin functions as the serial clock input for both SPI and $1^{2} \mathrm{C}$ modes. <br> This pin has a weak pulldown. |
| 23 | SDA_SDO | I/O | LVCMOS | Serial Data. <br> In $I^{2} C$ control mode (CMODE $=0$ ), this pin functions as the bidirectional serial data port. <br> In SPI control mode (CMODE =1), this pin functions as the serial data output. |
| $\begin{aligned} & 25 \\ & 24 \end{aligned}$ | $\begin{aligned} & \text { A1 } \\ & \text { A0 } \end{aligned}$ | I | LVCMOS | Serial Port Address. <br> In $I^{2} \mathrm{C}$ control mode (CMODE $=0$ ), these pins function as hardware controlled address bits. The $\mathrm{I}^{2} \mathrm{C}$ address is 1101 [A2] [A1] [A0]. <br> In SPI control mode (CMODE = 1), these pins are ignored. This pin has a weak pulldown. |
| 26 | A2_ $\overline{S S}$ | I | LVCMOS | Serial Port Address/Slave Select. <br> In $I^{2} \mathrm{C}$ control mode ( $\mathrm{CMODE}=0$ ), this pin functions as a hardware controlled address bit [A2]. <br> In SPI control mode (CMODE $=1$ ), this pin functions as the slave select input. <br> This pin has a weak pulldown. |
| 27 | SDI | I | LVCMOS | Serial Data In. <br> In $I^{2} C$ control mode ( $\mathrm{CMODE}=0$ ), this pin is ignored. In SPI control mode (CMODE = 1), this pin functions as the serial data input. <br> This pin has a weak pulldown. |
| $\begin{aligned} & 29 \\ & 28 \end{aligned}$ | CKOUT1CKOUT1+ | 0 | Multi | Output Clock 1. <br> Differential output clock with a frequency range of 10 MHz to 1.4175 GHz . Output signal format is selected by SFOUT1_REG register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| $\begin{aligned} & 34 \\ & 35 \end{aligned}$ | CKOUT2CKOUT2+ | 0 | Multi | Output Clock 2. <br> Differential output clock with a frequency range of 10 MHz to 1.4175 GHz. Output signal format is selected by SFOUT2_REG register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs. |
| 36 | CMODE | I | LVCMOS | Control Mode. <br> Selects $\mathrm{I}^{2} \mathrm{C}$ or SPI control mode for the Si5325. $0=I^{2} C$ Control Mode. 1 = SPI Control Mode. <br> Must not float. |
| GND PAD | GND | GND | Supply | Ground Pad. <br> The ground pad must provide a low thermal and electrical impedance to a ground plane. |

_lnale register names are indicated by underined italics, e.g., INT_PIN. See Sis325 Register Map.

## Si5325

## 3. Register Map

All register bits that are not defined in this map should always be written with the specified Reset Values. The writing to these bits of values other than the specified Reset Values may result in undefined device behavior. Registers not listed, such as Register 64, should never be written to.

| Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | CKOUT_ ALWAYS ON |  |  |  | $\begin{gathered} \text { BYPASS_ } \\ \text { REG } \end{gathered}$ |  |
| 1 |  |  |  |  | CK_PRIOR2[1:0] |  | CK_PRIOR[1:0] |  |
| 2 | BWSEL_REG[3:0] |  |  |  |  |  |  |  |
| 3 | CKSEL_REG[1:0] |  |  | SQ_ICAL |  |  |  |  |
| 4 | AUTOSEL_REG[1:0] |  |  |  |  |  |  |  |
| 5 | ICMOS[1:0] |  |  |  |  |  |  |  |
| 6 |  | SLEEP | SFOUT2_REG[2:0\} |  |  | SFOUT1_REG[2:0] |  |  |
| 7 |  |  |  |  |  | FOSREFSEL[2:0] |  |  |
| 8 | HLOG_2[1:0] |  | HLOG_1[1:0] |  |  |  |  |  |
| 10 |  |  |  |  | $\begin{gathered} \text { DSBL2_ } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { DSBL1- } \\ \text { REG } \end{gathered}$ |  |  |
| 11 |  |  |  |  |  |  | PD_CK2 | PD_CK1 |
| 19 | FOS_EN | FOS_THR[1:0] |  | VALTIME[1:0] |  | $\begin{gathered} \text { CK1_ } \\ \text { BAD_ }^{\text {PIN }} \end{gathered}$ |  |  |
| 20 |  |  |  |  | $\begin{gathered} \text { CK2_ } \\ \mathrm{BAD}_{-} \\ \mathrm{PIN}^{2} \end{gathered}$ |  |  | INT_PIN |
| 21 |  |  |  |  |  |  | $\begin{gathered} \text { CK1_ACTV_ } \\ \text { PIN } \end{gathered}$ | CKSEL_PIN |
| 22 |  |  |  |  | $\frac{\text { CK_ACTV_ }}{\underset{\text { POL }}{ }}$ | $\begin{gathered} \mathrm{CK}_{-} \mathrm{BAD} \\ \mathrm{POL} \end{gathered}$ |  | INT_POL |
| 23 |  |  |  |  |  | LOS2_MSK | LOS1_MSK |  |
| 24 |  |  |  |  |  | FOS2_MSK | FOS1_MSK |  |
| 25 | N1_HS[2:0] |  |  |  |  |  |  |  |
| 31 |  |  |  |  | NC1_LS[19:16] |  |  |  |
| 32 | NC1_LS[15:8] |  |  |  |  |  |  |  |
| 33 | NC1_LS[7:0] |  |  |  |  |  |  |  |
| 34 |  |  |  |  | NC2_LS[19:16] |  |  |  |
| 35 | NC2_LS[15:8] |  |  |  |  |  |  |  |
| 36 | NC2_LS[7:0] |  |  |  |  |  |  |  |

Si5325

| Register | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 |  |  |  |  | N2_LS[19:16] |  |  |  |
| 41 | N2_LS[15:8] |  |  |  |  |  |  |  |
| 42 | N2_LS[7:0] |  |  |  |  |  |  |  |
| 43 |  |  |  |  |  | N31[18:16] |  |  |
| 44 | N31[15:8] |  |  |  |  |  |  |  |
| 45 | N31[7:0] |  |  |  |  |  |  |  |
| 46 |  |  |  |  |  | N32[18:16] |  |  |
| 47 | N32[15:8] |  |  |  |  |  |  |  |
| 48 | N32[7:0] |  |  |  |  |  |  |  |
| 55 |  |  | CLKIN2RATE[2:0] |  |  | CLKIN1RATE[2:0] |  |  |
| 128 |  |  |  |  |  |  | $\begin{gathered} \text { CK2_ACTV_ } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { CK1_ACTV_ } \\ \text { REG } \end{gathered}$ |
| 129 |  |  |  |  |  | LOS2_INT | LOS1_INT |  |
| 130 | CLAT- <br> PROGRESS | DIGHOLDVALID |  |  |  | FOS2_INT | FOS1_INT |  |
| 131 |  |  |  |  |  | LOS2_FLG | LOS1_FLG |  |
| 132 |  |  |  |  | FOS2_FLG | FOS1_FLG |  |  |
| 134 | PARTNUM_RO[11:4] |  |  |  |  |  |  |  |
| 135 | PARTNUM_RO[3:0] |  |  |  | REVID_RO[3:0] |  |  |  |
| 136 | RST_REG | ICAL |  |  |  |  | GRADE_RO[1:0] |  |
| 138 |  |  |  |  |  |  | $\underset{[1: 1]}{\text { LOS2_EN }}$ | $\begin{gathered} \text { LOS1_EN } \\ {[1: 1]} \end{gathered}$ |
| 139 |  |  | $\begin{gathered} \text { LOS2_EN } \\ {[0: 0]} \end{gathered}$ | $\begin{gathered} \text { LOS1_EN } \\ {[0: 0]} \end{gathered}$ |  |  | FOS2_EN | FOS1_EN |
| 142 | INDEPENDENTSKEW1[7:0] |  |  |  |  |  |  |  |
| 143 | INDEPENDENTSKEW2[7:0] |  |  |  |  |  |  |  |
| 185 | NVM_REVID[7:0] |  |  |  |  |  |  |  |

## 4. Register Descriptions

## Register 0.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | Reserved | CKOUT_- <br> ALWAYS_ <br> ON | Reserved | Reserved | Reserved | BYPASS_ <br> REG | Reserved <br> Type R |
| R | $\mathrm{R} / \mathrm{W}$ | R | R | R | $\mathrm{R} / \mathrm{W}$ | R |  |  |

Reset value $=00010100$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 6$ | Reserved | Reserved. |
| 5 | CKOUT__ <br> ALWAYS_ON | CKOUT Always On. <br> This will bypass the SQ_ICAL function. Output will be available even if SQ_ICAL is on <br> and ICAL is not complete or successful. See Table 4 on page 46. <br> 0: Squelch output until part is calibrated (ICAL). <br> 1: Provide an output. Note: The frequency may be significantly off until the part is cali- <br> brated. |
| $4: 2$ | Reserved | Reserved. |
| 1 | BYPASS_ <br> REG | Bypass Register. <br> This bit enables or disables the PLL bypass mode. Use only when the device is in VCO <br> freeze or before the first ICAL. Bypass mode is not supported for CMOS output clocks. <br> 0: Normal operation <br> 1: Bypass mode. Selected input clock is connected to CKOUT buffers, bypassing PLL. |
| 0 | Reserved | Reserved. |

## Register 1.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | D1 | D0 |  |  |  |
| Type | R | RKPRIOR2 [1:0] | CK_PRIOR1[1:0] |  |  |  |

Reset value $=11100100$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| $3: 2$ | CK_PRIOR2 <br> $[1: 0]$ | CK_PRIOR 2. <br> Selects which of the input clocks will be 2nd priority in the autoselection state machine. <br> 00: CKIN1 is 2nd priority. <br> $01:$ CKIN2 is 2nd priority. <br> $10:$ Reserved <br> $11:$ Reserved |
| $1: 0$ | CK_PRIOR1 <br> $[1: 0]$ | CK_PRIOR 1. <br> Selects which of the input clocks will be 1st priority in the autoselection state machine. <br> 00: CKIN1 is 1st priority. <br> $01:$ CKIN2 is 1st priority. <br> $10:$ Reserved <br> $11:$ Reserved |

## Register 2.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | BWSEL_REG [3:0] |  |  |  | Reserved |  |  |  |
| Type | R/W |  |  |  | R |  |  |  |

Reset value $=01000010$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | BWSEL_REG <br> $[3: 0]$ | BWSEL_REG. <br> Selects nominal f3dB bandwidth for PLL. See the DSPLLsim for settings. After <br> BWSEL_REG is written with a new value, an ICAL is required for the change to take <br> effect. |
| $3: 0$ | Reserved | Reserved. |

## Register 3.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | CKSEL_REG [1:0] | Reserved | SQ_ICAL |  | Reserved |  |  |  |
| Type | R/W | R | R/W |  | R |  |  |  |

Reset value $=00000101$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 6$ | CKSEL_REG <br> $[1: 0]$ | CKSEL_REG. <br> If the device is operating in register-based manual clock selection mode <br> (AUTOSEL_REG = 00), and CKSEL_PIN = 0, then these bits select which input clock <br> will be the active input clock. If CKSEL_PIN = 1 and AUTOSEL_REG = 00, the CS_CA <br> input pin continues to control clock selection and CKSEL_REG is of no consequence. <br> 00: CKIN_1 selected. <br> $01:$ CKIN_2 selected. <br> $10:$ Reserved <br> $11:$ Reserved |
| 5 | Reserved | Reserved. |
| 4 | SQ_ICAL | SQ_ICAL. <br> This bit determines if the output clocks will remain enabled or be squelched (disabled) <br> during an internal calibration. See Table 4 on page 46. <br> 0: Output clocks enabled during ICAL. <br> 1: Output clocks disabled during ICAL. |
| $3: 0$ | Reserved | Reserved. |

## Register 4.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | AUTOSEL_REG [1:0] | Reserved | Reserved |  |  |  |  |  |
| Type | R/W |  | R | R |  |  |  |  |

Reset value $=00010010$

| Bit | Name |  |
| :---: | :---: | :--- |
| $7: 6$ | AUTOSEL_- <br> REG [1:0] | AUTOSEL_REG [1:0]. <br> Selects method of input clock selection to be used. <br> 00: Manual (either register or pin controlled, see CKSEL_PIN) <br> 01: Automatic Non-Revertive <br> 10: Automatic Revertive <br> 11: Reserved |
| $5: 0$ |  | Reserved | Reserved. $\quad . \quad$| Runction |
| :--- |

## Register 5.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | Reserved |
| :---: |
| Name |
| ICMOS [1:0] |
| Iype |

Reset value = 11101101

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 6$ | ICMOS [1:0] | ICMOS [1:0]. |
|  |  | When the output buffer is set to CMOS mode, these bits determine the output buffer drive |
|  |  | strength. The first number below refers to 3.3 V operation; the second to 1.8 V operation. |
|  |  | These values assume CKOUT+ is tied to CKOUT-. |
|  |  | $00: 8 \mathrm{~mA} / 2 \mathrm{~mA}$. |
|  |  | $01: 16 \mathrm{~mA} / 4 \mathrm{~mA}$ |
|  |  | $10: 24 \mathrm{~mA} / 6 \mathrm{~mA}$ |
|  |  | $11: 32 \mathrm{~mA} / 8 \mathrm{~mA}$ |
| $5: 0$ | Reserved | Reserved. |

Register 6.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | SLEEP | SFOUT2_REG [2:0] |  |  | SFOUT1_REG [2:0] |  |  |
| Type | R | R/W | R/W |  |  | R/W |  |  |

Reset value = 00101101

| Bit | Name | Function |
| :---: | :---: | :--- |
| 7 | Reserved | Reserved. |
| 6 | SLEEP | SLEEP. <br> In sleep mode, all clock outputs are disabled and the maximum amount of internal cir- <br> cuitry is powered down to reduce power dissipation and noise generation. This bit over- <br> rides the SFOUTn_REG[2:0] output signal format settings. <br> 0: Normal operation <br> 1: Sleep mode |
| $5: 3$ | SFOUT2_- <br> REG [2:0] | SFOUT2_REG [2:0]. <br> Controls output signal format and disable for CKOUT2 output buffer. Bypass mode is not <br> supported for CMOS output clocks. <br> 000: Reserved <br> 001: Disable <br> 010: CMOS <br> 011: Low swing LVDS <br> 100: Reserved <br> 101: LVPECL <br> 110: CML <br> 111: LVDS |
| $2: 0$ | SFOUT1_ <br> REG [2:0] | SFOUT1_REG [2:0]. <br> Controls output signal format and disable for CKOUT1 output buffer. Bypass mode is not <br> supported for CMOS output clocks. <br> 000: Reserved <br> 001: Disable <br> 010: CMOS <br> 011: Low swing LVDS <br> 100: Reserved <br> 101: LVPECL <br> 110: CML <br> 111: LVDS |

## Register 7.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  |  |  |  | FOSREFSEL [2:0] |  |  |
| Type | R |  |  |  |  | R/W |  |  |

Reset value $=00101010$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:3 | Reserved. | Reserved. |
| 2:0 | $\begin{aligned} & \text { FOSREFSEL } \\ & {[2: 0]} \end{aligned}$ | FOSREFSEL [2:0]. <br> Selects which input clock is used as the reference frequency for Frequency Off-Set (FOS) alarms. <br> 000: XA/XB (External reference) <br> 001: CKIN1 <br> 010: CKIN2 <br> 011: Reserved <br> 100: Reserved <br> 101: Reserved <br> 110: Reserved <br> 111: Reserved |

## Register 8.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | HLOG_2[1:0] |  | HLOG_1[1:0] | Reserved |  |  |  |
| Type | R/W | R/W | R |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :--- | :--- |
| $7: 6$ | HLOG_2 [1:0] | HLOG_2 [1:0]. <br> 00: Normal operation <br> 01: Holds CKOUT2 output at static logic 0. Entrance and exit from this state will occur <br> without glitches or runt pulses. <br> 10:Holds CKOUT2 output at static logic 1. Entrance and exit from this state will occur <br> without glitches or runt pulses. <br> 11: Reserved |
| $5: 4$ |  | HLOG_1 [1:0]. <br> 00: Normal operation <br> 01: Holds CKOUT1 output at static logic 0. Entrance and exit from this state will occur <br> without glitches or runt pulses. <br> 10: Holds CKOUT1 output at static logic 1. Entrance and exit from this state will occur <br> without glitches or runt pulses. <br> 11: Reserved |
| $3: 0$ | Reserved | Reserved. |

Register 10.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  |  |  | $\begin{gathered} \text { DSBL2 } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { DSBL1- } \\ \text { REG } \end{gathered}$ | Reserved | Reserved |
| Type | R |  |  |  | R/W | R/W | R | R |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| 3 | DSBL2_REG | DSBL2_REG. <br> This bit controls the powerdown of the CKOUT2 output buffer. If disable mode is <br> selected, the NC2 output divider is also powered down. <br> 0: CKOUT2 enabled <br> $1:$ CKOUT2 disabled |
| 2 | DSBL1_REG | DSBL1_REG. <br> This bit controls the powerdown of the CKOUT1 output buffer. If disable mode is <br> selected, the NC1 output divider is also powered down. <br> 0: CKOUT1 enabled <br> $1:$ CKOUT1 disabled |
| $1: 0$ | Reserved | Reserved. |

Register 11.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | D0 |  |  |  |  |  |
| Type | R | PD_CK2 | PD_CK1 |  |  |  |  |

Reset value $=01000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 2$ | Reserved | Reserved. |
| 1 | PD_CK2 | PD_CK2. <br> This bit controls the powerdown of the CKIN2 input buffer. <br> 0: CKIN2 enabled <br> $1:$ CKIN2 disabled |
| 0 | PD_CK1 | PD_CK1. <br> This bit controls the powerdown of the CKIN1 input buffer. <br> $0:$ CKIN1 enabled <br> $1:$ CKIN1 disabled |

Register 19.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | FOS_EN | FOS_THR [1:0] |  | VALTIME [1:0] |  | Reserved |  |  |
| Type | R/W | R/W |  | R/W |  | R |  |  |

Reset value = 00101100

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:5 | FOS_EN | FOS_EN. <br> Frequency Offset Enable globally disables FOS. See the individual FOS enables (FOSX_EN, register 139). <br> 0: FOS disable <br> 1: FOS enabled by FOSx_EN |
| 6:5 | $\begin{gathered} \text { FOS_THR } \\ {[1: 0]} \end{gathered}$ | FOS_THR [1:0]. <br> Frequency Offset at which FOS is declared: <br> $00: \pm 11$ to 12 ppm (Stratum 3/3E compliant, with a Stratum 3/3E used for REFCLK <br> 01: $\pm 48$ to 49 ppm (SMC) <br> 10: $\pm 30$ ppm (SONET Minimum Clock (SMC), with a Stratum 3/3E used for REFCLK. <br> 11: $\pm 200 \mathrm{ppm}$ |
| 4:3 | VALTIME [1:0] | VALTIME [1:0]. <br> Sets amount of time for input clock to be valid before the associated alarm is removed. <br> 00: 2 ms <br> 01: 100 ms <br> 10: 200 ms <br> 11: 13 seconds |
| 2:0 | Reserved | Reserved. |

## Register 20.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | CK2_BAD_ <br> PIN | CK1_BAD_ <br> PIN | Reserved | INT_PIN |  |  |
| Type | R | R/W | R/W | $R$ | R/W |  |  |

Reset value $=00111110$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| 3 | CK2_BAD_ <br> PIN | CK2_BAD_PIN. <br> The_CK2_BAD status can be reflected on the C2B output pin. <br> 0: C2B output pin tristated <br> $1:$ C2B status reflected to output pin |
| 2 | CK1_BAD_ <br> PIN | CK1_BAD_PIN. <br> The CK1_BAD status can be reflected on the C1B output pin. <br> 0: C1B output pin tristated <br> $1:$ C1B status reflected to output pin |
| 1 | Reserved | Reserved. |
| 0 | INT_PIN | INT_PIN. <br> Reflects the interrupt status on the INT_C1B output pin. <br> 0: Interrupt status not displayed on INT_C1B output pin. If CK1_BAD_PIN = 0, INT_C1B <br> output pin is tristated. <br> $1:$ Interrupt status reflected to output pin. Instead, the INT_C1B pin indicates when <br> CKIN1 is bad. |

## Register 21.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | Reserved |  |  |  |  |  | CK1_ACTV_PIN |
| CKSEL_PIN |  |  |  |  |  |  |  |  |
| Type | $R$ | Force 1 | $R$ | $R$ | $R$ | $R$ | $R / W$ | $R / W$ |

Reset value = 11111111

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 2$ | Reserved | Reserved. |
| 1 | CK1_ACTV_PIN | CK1_ACTV_PIN. <br> The_CK1_ACTV_REG status bit can be reflected to the CS_CA output pin using the <br> CK1_ACTV_PIN enable function. CK1_ACTV_PIN is of consequence only when pin <br> controlled clock selection is being used. <br> $0:$ CS_CA output pin tristated. <br> $1:$ Clock Active status reflected to output pin. |
| 0 | CKSEL_PIN | CKSEL_PIN. <br> If manual clock selection is being used, clock selection can be controlled via the <br> CKSEL_REG[1:0] register bits or the CS_CA input pin. This bit is only active when <br> AUTOSEL_REG = Manual. <br> $0: C S \_C A ~ p i n ~ i s ~ i g n o r e d . ~ C K S E L \_R E G[1: 0] ~ r e g i s t e r ~ b i t s ~ c o n t r o l ~ c l o c k ~ s e l e c t i o n . ~$ <br> $1: ~ C S \_C A ~ i n p u t ~ p i n ~ c o n t r o l s ~ c l o c k ~ s e l e c t i o n . ~$ |

## Register 22.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  |  | CK_ACTV_POL | CK_BAD_POL | Reserved | INT_POL |  |
| Type | R |  |  | R/W | R/W | R | R/W |  |

Reset value = 11011111

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| 3 | CK_ACTV_POL | CK_ACTV_POL. <br> Sets the active polarity for the CS_CA signals when reflected on an output pin. <br> 0: Active low <br> 1: Active high |
| 2 | CK_BAD_POL | CK_BAD_POL. <br> Sets the active polarity for the INT_C1B and C2B signals when reflected on output <br> pins. <br> 0: Active low <br> 1: Active high |
| 1 | Reserved | Reserved. |
| 0 | INT_POL | INT_POL. <br> Sets the active polarity for the interrupt status when reflected on the INT_C1B output <br> pin. <br> 0: Active low <br> 1: Active high |

## Register 23.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | D0 |  |  |  |  |  |
| Type | R | LOS2_MSK | LOS1_MSK | Reserved |  |  |  |

Reset value $=00011111$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved | Reserved. |
| 2 | LOS2_MSK | LOS2_MSK. <br> Determines if a LOS on CKIN2 (LOS2_FLG) is used in the generation of an interrupt. <br> Writes to this register do not change the value held in the LOS2_FLG register. <br> 0: LOS2 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). <br> 1: LOS2_FLG ignored in generating interrupt output. |
| 1 | LOS1_MSK | LOS1_MSK. <br> Determines if a LOS on CKIN1 (LOS1_FLG) is used in the generation of an interrupt. <br> Writes to this register do not change the value held in the LOS1_FLG register. <br> 0: LOS1 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). <br> 1: LOS1_FLG ignored in generating interrupt output. |
| 0 | Reserved | Reserved. |

## Register 24.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  |  |  |  | FOS2_MSK | FOS1_MSK | Reserved |
| Type | R | R/W | R/W | R |  |  |  |  |

Reset value = 00111111

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved | Reserved. |
| 2 | FOS2_MSK | FOS2_MSK. <br> Determines if the FOS2_FLG is used to in the generation of an interrupt. Writes to this <br> register do not change the value held in the FOS2_FLG register. <br> 0: FOS2 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). <br> 1: FOS2_FLG ignored in generating interrupt output. |
| 1 | FOS1_MSK | FOS1_MSK. <br> Determines if the FOS1_FLG is used in the generation of an interrupt. Writes to this reg- <br> ister do not change the value held in the FOS1_FLG register. <br> 0: FOS1 alarm triggers active interrupt on INT_C1B output (if INT_PIN=1). <br> 1: FOS1_FLG ignored in generating interrupt output. |
| 0 | Reserved | Reserved. |

Register 25.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | Reserved |  |
| :---: | :---: |
| Name | N1_HS [2:0] |
| Type | R/W |

Reset value $=00100000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:5 | N1_HS [2:0] | N1_HS [2:0]. <br> Sets value for N1 high speed divider which drives NCn_LS ( $\mathrm{n}=1$ to 2 ) low-speed divider. 000: N1= 4 Note: Changing the coarse skew via the INC pin is disabled for this value. <br> 001: $\mathrm{N} 1=5$ <br> 010: N1=6 <br> 011: $\mathrm{N} 1=7$ <br> 100: $\mathrm{N} 1=8$ <br> 101: $\mathrm{N} 1=9$ <br> 110: $\mathrm{N} 1=10$ <br> 111: $\mathrm{N} 1=11$ |
| 4:0 | Reserved | Reserved. |

## Register 31.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | Name |
| :---: |
| Reserved |
| Type |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| $3: 0$ | NC1_LS | NC1_LS [19:16]. <br> [19:16] <br> Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. <br> $00000000000000000000=1$ <br> $00000000000000000001=2$ |
|  |  | 00000000000000000011=4 <br> $00000000000000000101=6$ <br> $\ldots$ <br> $1111111111111111111=2^{\wedge} 20$ <br> Valid divider values $=\left[1,2,4,6, \ldots, 2^{\wedge} 20\right]$ |
|  |  |  |

Register 32.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | D0 |  |  |  |  |  |  |
| Type | NC1_LS [15:8] |  |  |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | $\begin{aligned} & \text { NC1_LS } \\ & {[15: 8]} \end{aligned}$ | NC1_LS [15:8]. <br> Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. $00000000000000000000=1$ <br> $00000000000000000001=2$ <br> $00000000000000000011=4$ <br> $00000000000000000101=6$ <br> $11111111111111111111=2^{\wedge} 20$ <br> Valid divider values=[1, 2, 4, 6, ..., 2^20] |

## Register 33.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | NC1_LS [7:0] |
| :---: |
| Name |
| Type |

Reset value = 00110001

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | $\begin{gathered} \text { NC1_LS } \\ {[19: 0]} \end{gathered}$ | NC1_LS [7:0]. <br> Sets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd. $\begin{aligned} & 00000000000000000000=1 \\ & 00000000000000000001=2 \\ & 00000000000000000011=4 \\ & 00000000000000000101=6 \end{aligned}$ <br> 111111111111111111111=2^20 <br> Valid divider values=[1, 2, 4, 6, ..., 2^20] |

Register 34.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | Reserved |
| :---: |
| Name |
| Type |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| $3: 0$ | NC2_LS <br> $[19: 16]$ | NC2_LS [19:16]. <br> Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. <br>  <br>  <br>  |
|  |  | 00000000000000000000=1 <br> $00000000000000000001=2$ <br> $00000000000000000011=4$ <br> $00000000000000000101=6$ <br> $\ldots$ <br> $1111111111111111111=2 \wedge 20$ <br> Valid divider values=[1, 2, 4, 6, ..., 2^20] |

## Register 35.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | NC2_LS [15:8] |
| :---: |
| Name |
| Type |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | $\begin{gathered} \text { NC2_LS } \\ {[15: 8]} \end{gathered}$ | NC2_LS [15:8]. <br> Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. $\begin{aligned} & 00000000000000000000=1 \\ & 00000000000000000001=2 \\ & 00000000000000000011=4 \\ & 00000000000000000101=6 \end{aligned}$ <br> 111111111111111111111=2^20 <br> Valid divider values=[1, 2, 4, 6, ..., 2^20] |

Register 36.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 |  |  |
| :---: | :---: |
| Name | NC2_LS [7:0] |
| Type | R/W |

Reset value $=00110001$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | NC2_LS [7:0] | NC2_LS [7:0]. <br> Sets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd. $00000000000000000000=1$ <br> $00000000000000000001=2$ <br> $00000000000000000011=4$ <br> $00000000000000000101=6$ <br> $11111111111111111111=2^{\wedge} 20$ <br> Valid divider values=[1, 2, 4, 6, ..., 2^20] |

## Register 40.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | Reserved |
| :---: |
| Name |
| Type |
| R |

Reset value = 11000000

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4$ | Reserved | Reserved. |
| $3: 0$ | N2_LS [19:16] | N2_LS [19:16]. <br> Sets the value for the N2 low-speed divider, which drives the phase detector. <br> Must be an even number ranging from 32 to 512 (inclusive). |
|  |  | $00000000000000100000=32$ <br> $00000000000000100010=34$ <br> $00000000000000100100=36$ <br> $\ldots$ <br> $00000000001000000000=512$ <br>  |
|  |  |  |
|  |  |  |

Register 41.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | N2_LS [15:8] |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :--- | :--- |
| $7: 0$ | N2_LS [15:8] | N2_LS [15:8]. <br> Sets the value for the N2 low-speed divider, which drives the phase detector. <br> Must be an even number ranging from 32 to 512 (inclusive). |
|  |  | $00000000000000100000=32$ <br> $00000000000000100010=34$ <br> $00000000000000100100=36$ <br> $\ldots$ <br> $00000000001000000000=512$ <br>  |
|  |  |  |

## Register 42.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | N2_LS [7:0] |
| :---: |
| Name |
| Type |

Reset value = 11111001

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | N2_LS [7:0] | N2_LS [7:0]. <br> Sets the value for the N2 low-speed divider, which drives the phase detector. <br> Must be an even number ranging from 32 to 512 (inclusive). |
|  |  | $00000000000000100000=32$ <br> $00000000000000100010=34$ <br> $00000000000000100100=36$ <br> $\ldots$ <br> $00000000001000000000=512$ <br>  |
|  |  |  |

Register 43.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | D1 | D0 |  |  |  |
| Type | R | N31 [18:16] |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved | Reserved. |
| $2: 0$ | N31 [18:16] | N31 [18:16]. <br> Sets value for input divider for CKIN1. <br>  |
|  |  | $000000000000000000=1$ <br> $0000000000000000001=2$ <br> $0000000000000000010=3$ <br> $\ldots$ |
|  |  | 111111111111111111 $=2 \wedge 19$ <br> Valid divider values=[1,2,3, $\left.\ldots, 2^{\wedge} 19\right]$ |

## Register 44.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | N31_[15:8] |  |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | N31_[15:8] | N31_[15:8]. <br> Sets value for input divider for CKIN1. $\begin{aligned} & 0000000000000000000=1 \\ & 0000000000000000001=2 \\ & 0000000000000000010=3 \end{aligned}$ <br> $111111111111111111=2^{\wedge} 19$ <br> Valid divider values=[1, 2, 3, ..., 2^19] |

Register 45.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | D0 |  |  |  |  |  |  |
| Type | N31_[7:0] |  |  |  |  |  |  |

Reset value $=00001001$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | N31_[7:0 | N31_[7:0]. <br> Sets value for input divider for CKIN1. $\begin{aligned} & 0000000000000000000=1 \\ & 0000000000000000001=2 \\ & 0000000000000000010=3 \end{aligned}$ <br> $1111111111111111111=2^{\wedge} 19$ <br> Valid divider values $=\left[1,2,3, \ldots, 2^{\wedge} 19\right]$ |

Register 46.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | N32_[18:16] |  |
| :---: | :---: |
| Name | Reserved |
| Type | R |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved | Reserved. |
| $2: 0$ | N32_[18:16] | N32_[18:16]. <br> Sets value for input divider for CKIN2. <br> $0000000000000000000=1$ <br>  |
|  |  | 0000000000000000001=2 <br> $000000000000000010=3$ <br> $\ldots$ <br> $111111111111111111=2 \wedge 19$ <br> Valid divider values=[1,2,3, $\ldots, 2^{\wedge 119] ~}$ |

Register 47.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | N32_[15:8] |  |  |  |  |  |  |
| Type | R/W |  |  |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:0 | N32_[15:8] | N32_[15:8]. <br> Sets value for input divider for CKIN2. $\begin{aligned} & 0000000000000000000=1 \\ & 0000000000000000001=2 \\ & 0000000000000000010=3 \end{aligned}$ <br> $1111111111111111111=2^{\wedge} 19$ <br> Valid divider values=[1, 2, 3, $\left.\ldots, 2^{\wedge} 19\right]$ |

## Register 48.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | D0 | N32_[7:0] |
| :---: |
| Name |
| Type |

Reset value = 00001001

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | N32_[7:0] | N32_[7:0]. <br> Sets value for input divider for CKIN2. |
|  |  | 0000000000000000000 = 1 <br> $0000000000000000001=2$ <br> $0000000000000000010=3$ |
|  |  | $\ldots$ |
|  |  |   <br>   <br>   <br>   <br>   <br>   <br>   |

## Register 55h.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  | CLKIN2RATE_[2:0] |  |  | CLKIN1RATE[2:0] |  |  |
| Type | R |  | R/W |  |  | R/W |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7:6 | Reserved | Reserved. |
| 5:3 | CLKIN2RATE[2:0] | CLKIN2RATE[2:0]. <br> CKINn frequency selection for FOS alarm monitoring. <br> 000: 10-27 MHz <br> 001: $25-54 \mathrm{MHz}$ <br> 002: $50-105 \mathrm{MHz}$ <br> 003: 95-215 MHz <br> 004: $190-435 \mathrm{MHz}$ <br> 005: 375-710 MHz <br> 006: Reserved <br> 007: Reserved |
| 2:0 | CLKIN1RATE [2:0] | CLKIN1RATE[2:0]. <br> CKINn frequency selection for FOS alarm monitoring. <br> 000: 10-27 MHz <br> 001: 25-54 MHz <br> 002: $50-105 \mathrm{MHz}$ <br> 003: 95-215 MHz <br> 004: $190-435 \mathrm{MHz}$ <br> 005: 375-710 MHz <br> 006: Reserved <br> 007: Reserved |

Register 128.
$\left.\begin{array}{|c|c|c|c|c|c|c|c|}\hline \text { Bit } & \text { D7 } & \text { D6 } & \text { D5 } & \text { D4 } & \text { D3 } & \text { D2 } & \text { D1 }\end{array}\right]$ D0

Reset value $=00100000$

| Bit | Name |  |
| :---: | :---: | :--- |
| $7: 2$ | Reserved | Reserved. |
| 1 | CK2_ACTV_REG | CK2_ACTV_REG. <br> Indicates if CKIN2 is currently the active clock for the PLL input. <br> $0:$ CKIN2 is not the active input clock. Either it is not selected or LOS2_INT is 1. <br> $1:$ CKIN2 is the active input clock. |
| 0 | CK1_ACTV_REG | CK1_ACTV_REG. <br> Indicates if CKIN1 is currently the active clock for the PLL input. <br> $0:$ CKIN1 is not the active input clock. Either it is not selected or LOS1_INT is 1. <br> $1:$ CKIN1 is the active input clock. |

## Register 129.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | D0 |  |  |  |  |  |
| Type | $R$ | LOS2_INT | LOS1_INT | Reserved |  |  |  |

Reset value $=00000110$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved | Reserved. |
| 2 | LOS2_INT | LOS2_INT. <br> Indicates the LOS status on CKIN2. <br> 0: Normal operation. <br> 1: Internal loss-of-signal alarm on CKIN2 input. |
| 1 | LOS1_INT | LOS1_INT. <br> Indicates the LOS status on CKIN1. <br> 0: Normal operation. <br> 1: Internal loss-of-signal alarm on CKIN1 input. |
| 0 | Reserved | Reserved. |

## Register 130.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | CLATPROGRESS | Reserved |  |  |  | D0 |  |
| Type | $R$ | $R$ | $R$ | $R$ | $R$ |  |  |

Reset value $=00000001$

| Bit | Name | Function |
| :---: | :---: | :--- |
| 7 | CLAT- <br> PROGRESS | CLAT Progress. <br> Indicates if the last change in the CLAT register has been processed. <br> 0: Coarse skew adjustment not in progress. <br> 1: Coarse skew adjustment in progress. |
| $6: 3$ | Reserved | Reserved. |
| 2 | FOS2_INT | CKIN2 Frequency Offset Status. <br> 0: Normal operation. <br> 1: Internal frequency offset alarm on CKIN2 input. |
| 1 | FOS1_INT | CKIN1 Frequency Offset Status. <br> 0: Normal operation. <br> 1: Internal frequency offset alarm on CKIN1 input. |
| 0 | Reserved | Reserved. |

## Register 131.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  |  |  |  | D0 |  |
| Type | R |  |  |  |  | ROS2_FLG | LOS1_FLG |
| Reserved |  |  |  |  |  |  |  |

Reset value = 00011111

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 3$ | Reserved | Reserved. |
| 2 | LOS2_FLG | CKIN2 Loss-of-Signal Flag. <br> 0: Normal operation. <br> 1: Held version of LOS2_INT. Generates active output interrupt if output interrupt pin is <br> enabled (INT_PIN = 1) and if not masked by LOS2_MSK bit. Flag cleared by writing 0 to <br> this bit. |
| 1 | LOS1_FLG | CKIN1 Loss-of-Signal Flag. <br> 0: Normal operation <br> 1: Held version of LOS1_INT. Generates active output interrupt if output interrupt pin is <br> enabled (INT_PIN = 1) and if not masked by LOS1_MSK bit. Flag cleared by writing 0 to <br> this bit. |
| 0 | Reserved | Reserved. |

Register 132.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | FOS2_FLG | FOS1_FLG | Reserved | Reserved |  |  |
| Type | R | R/W | R/W | $R$ | $R$ |  |  |

Reset value $=00000010$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 4,0$ | Reserved | Reserved. |
| 3 | FOS2_FLG | CLKIN_2 Frequency Offset Flag. <br> 0: Normal operation. <br> 1: Held version of FOS2_INT. Generates active output interrupt if output interrupt pin is <br> enabled (INT_PIN = 1) and if not masked by FOS2_MSK bit. Flag cleared by writing 0 to <br> this bit. |
| 2 | FOS1_FLG | CLKIN_1 Frequency Offset Flag. <br> 0: Normal operation <br> 1: Held version of FOS1_INT. Generates active output interrupt if output interrupt pin is <br> enabled (INT_PIN = 1) and if not masked by FOS1_MSK bit. Flag cleared by writing 0 to <br> this bit. |
| 1 | Reserved | Reserved. |

Register 134.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | PARTNUM_RO [11:4] |  |  |  |  |  |  |
| Type | R0 |  |  |  |  |  |  |

Reset value $=00000001$

| Bit | Name |  | Function |
| :---: | :---: | :--- | :--- |
| $7: 0$ | PARTNUM_- |  |  |
| RO [11:0] | Device ID (1 of 2). <br> 00000001 1001: Si5325 |  |  |

## Register 135.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | PARTNUM_RO [3:0] |  |  |  | REVID_RO [3:0] |  |  |  |
| Type | R |  |  |  | R |  |  |  |

Reset value $=10100010$

| Bit | Name | Function |
| :---: | :---: | :--- | :--- |
| $7: 4$ | PARTNUM_- <br> RO [11:0] | Device ID (2 of 2). <br> 0000 0001 1001: Si5325 |
| $3: 0$ | REVID_RO <br> $[3: 0]$ | Indicates Revision Number of Device. <br> 0000: Revision A <br> 0001: Revision B <br> 0010: Revision C <br> Others: Reserved |

Register 136.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | RST_REG | ICAL | Reserved |  |  |  | GRADE_RO [1:0] |
| Type | R/W | R/W | R | R |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :---: |
| 7 | RST_REG | Internal Reset (Same as Pin Reset). <br> Note: The I2C (or SPI) port may not be accessed until 10 ms after RST_REG is asserted. <br> 0 : Normal operation. <br> 1: Reset of all internal logic. Outputs disabled or tristated during reset. |
| 6 | ICAL | Start an Internal Calibration Sequence. <br> For proper operation, the device must go through an internal calibration sequence. ICAL is a self-clearing bit. Writing a one to this location initiates an ICAL. The calibration is complete once the LOL alarm goes low. A valid stable clock (within 100 ppm ) must be present to begin ICAL. <br> Note: Any divider, CLKINn_RATE or BWSEL_REG changes require an ICAL to take effect. <br> 0 : Normal operation. <br> 1: Writing a "1" initiates internal self-calibration. Upon completion of internal self-calibration, LOL will go low. |
| 5:2 | Reserved | Reserved. |
| 1:0 | $\begin{gathered} \text { GRADE_RO } \\ {[1: 0]} \end{gathered}$ | Indicates Maximum Clock Output Frequency of this Device. <br> Limits the range of the N1_HS divider. <br> 00: N1_HS x NCn_LS > 4. Maximum clock output frequency $=1.4175 \mathrm{GHz}$. <br> 01: N1_HS x NCn_LS > 6. Maximum clock output frequency $=808 \mathrm{MHz}$. <br> 10: N1_HS x NCn_LS > 14. Maximum clock output frequency $=346 \mathrm{MHz}$. <br> 11: N1_HS x NCn_LS > 20. Maximum clock output frequency $=243 \mathrm{MHz}$. |

## Register 138.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved |  |  |  |  |  | LOS2_EN [1:4] | LOS1_EN [1:1] |
| Type | R |  |  |  |  |  | R/W | R/W |

Reset value $=00001111$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 2$ | Reserved | Reserved. |
| 1 | LOS2_EN [1:0] | Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2). <br> Note: LOS2_EN is split between two registers. <br> 00: Disable LOS monitoring. <br> 01: Reserved. <br> 10: Enable LOSA monitoring. <br> 11: Enable LOS monitoring. <br> LOSA is a slower and less sensitive version of LOS. SEe the Family Reference Man- <br> ual for details. |
| 0 | LOS1_EN [1:0] | Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2). <br> Note: LOS1_EN is split between two registers. <br> 00: Disable LOS monitoring. |
| 01: Reserved. |  |  |
| 10: Enable LOSA monitoring. |  |  |
| 11: Enable LOS monitoring. |  |  |
| LOSA is a slower and less sensitive version of LOS. See the Family Reference Man- |  |  |
| ual for details. |  |  |

Register 139.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Reserved | LOS2_EN [0:0] | LOS1_EN [0:0] | Reserved | FOS2_EN | FOS1_EN |  |  |
| Type | R | R/W | R/W | R | R/W | R/W |  |  |

Reset value = 11111111

| Bit | Name | Function |
| :---: | :---: | :---: |
| $\begin{aligned} & 7: 6 \\ & 3: 2 \end{aligned}$ | Reserved | Reserved. |
| 5 | LOS2_EN [1:0] | Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2). <br> Note: LOS2_EN is split between two registers. <br> 00: Disable LOS monitoring. <br> 01: Reserved. <br> 10: Enable LOSA monitoring. <br> 11: Enable LOS monitoring. <br> LOSA is a slower and less sensitive version of LOS. See the family reference manual for details |
| 4 | LOS1_EN [1:0] | Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2). <br> Note: LOS1_EN is split between two registers. <br> 00: Disable LOS monitoring. <br> 01: Reserved. <br> 10: Enable LOSA monitoring. <br> 11: Enable LOS monitoring. <br> LOSA is a slower and less sensitive version of LOS. See the family reference manual for details. |
| 1 | FOS2_EN | Enables FOS on a Per Channel Basis. <br> 0 : Disable FOS monitoring. <br> 1: Enable FOS monitoring. |
| 0 | FOS1_EN | Enables FOS on a Per Channel Basis. <br> 0 : Disable FOS monitoring. <br> 1: Enable FOS monitoring. |

Register 142.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | INDEPENDENTSKEW1 [7:0] |  |  |  |  |  | D0 |
| Type | R/W |  |  |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | INDEPENDENTSKEW1 [7:0] | INDEPENDENTSKEW1. <br> 8 bit field that represents a twos complement of the phase offset in terms <br> of clocks from the high speed output divider. Default $=0$. |

Register 143.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | D0 |  |  |  |  |  |  |
| Type |  |  |  |  |  |  |  |

Reset value $=00000000$

| Bit | Name | Function |
| :---: | :---: | :--- |
| $7: 0$ | INDEPEND-ENTSKEW2 [7:0] | INDEPENDENTSKEW2. <br> 8 bit field that represents a twos complement of the phase offset in <br> terms of clocks from the high speed output divider. Default $=0$. |

## Register 185.

| Bit | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | NVM_REVID [7:0] |  |  |  |  |  |  |
| Type | R |  |  |  |  |  |  |

Reset value $=00010011$

| Bit | Name |  | Function |
| :---: | :---: | :---: | :---: |
| $7: 0$ | NVM_REVID [7:0] | NVM_REVID. |  |

Table 4. CKOUT_ALWAYS_ON and SQICAL Truth Table

| CKOUT_ALWAYS_ON | SQICAL | Results | Output to Output <br> Skew Preserved? |
| :---: | :---: | :--- | :---: |
| 0 | 0 | CKOUT OFF until after the first ICAL | N |
| 0 | 1 | CKOUT OFF until after the first successful <br> ICAL (i.e., when LOL is low) | Y |
| 1 | 0 | CKOUT always ON, including during an ICAL | N |
| 1 | 1 | CKOUT always ON, including during an ICAL | Y |

Table 5 lists all of the register locations that should be followed by an ICAL after their contents are changed.

Table 5. Register Locations Requiring ICAL

| Addr | Register |
| :---: | :---: |
| 0 | BYPASS_REG |
| 0 | CKOUT_ALWAYS_ON |
| 1 | CK_PRIOR2 |
| 1 | CK_PRIOR1 |
| 2 | BWSEL_REG |
| 4 | HIST_DEL |
| 5 | ICMOS |
| 7 | FOSREFSEL |
| 9 | HIST_AVG |
| 10 | DSBL2_REG |
| 10 | DSBL1_REG |
| 11 | PD_CK2 |
| 11 | PD_CK1 |
| 19 | FOS_EN |
| 19 | FOS_THR |
| 19 | VALTIME |
| 19 | LOCKT |
| 21 | INCDEC_PIN |
| 25 | N1_HS |
| 31 | NC1_LS |
| 34 | NC2_LS |
| 40 | N2_HS |
| 40 | N2_LS |
| 43 | N31 |
| 46 | N32 |
| 55 | CLKIN2RATE |
| 55 | CLKIN1RATE |

## 5. Ordering Guide

| Ordering Part <br> Number | Output Clock <br> Frequency Range | Package | ROHS6, <br> Pb-Free | Temperature Range |
| :---: | :---: | :---: | :---: | :---: |
| Si5325A-C-GM | $10-945 \mathrm{MHz}$ <br> $970-1134 \mathrm{MHz}$ <br> $1.213-1.417 \mathrm{GHz}$ | 36 -Lead $6 \times 6 \mathrm{~mm}$ QFN | Yes | -40 to $85^{\circ} \mathrm{C}$ |
| Si5325B-C-GM | $10-808 \mathrm{MHz}$ | 36 -Lead $6 \times 6 \mathrm{~mm}$ QFN | Yes | -40 to $85^{\circ} \mathrm{C}$ |
| Si5325C-C-GM | $10-346 \mathrm{MHz}$ | $36-$ Lead $6 \times 6 \mathrm{~mm}$ QFN | Yes | -40 to $85^{\circ} \mathrm{C}$ |

## 6. Package Outline: 36-Pin QFN

Figure 4 illustrates the package details for the Si5325. Table 6 lists the values for the dimensions shown in the illustration.


Figure 4. 36-Pin Quad Flat No-lead (QFN)
Table 6. Package Dimensions

| Symbol | Millimeters |  |  | Symbol | Millimeters |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |  | Min | Nom | Max |
| A | 0.80 | 0.85 | 0.90 | L | 0.50 | 0.60 | 0.70 |
| A1 | 0.00 | 0.02 | 0.05 | $\theta$ | - | - | $12^{\circ}$ |
| b | 0.18 | 0.25 | 0.30 | aaa | - | - | 0.10 |
| D | 6.00 BSC |  |  | bbb | - | - | 0.10 |
| D2 | 3.95 | 4.10 | 4.25 | ccc | - | - | 0.08 |
| e | 0.50 BSC |  |  | ddd | - | - | 0.10 |
| E | 6.00 BSC |  |  | eee | - | - | 0.05 |
| E2 | 3.95 | 4.10 | 4.25 |  |  |  |  |
| Notes: <br> 1. All <br> 2. Dim <br> 3. This <br> 4. Rec Com | nsions ioning wing mende nents. | $n$ are in oranc ms to reflow | meters <br> ANS outlin is pe | less other <br> M-1994. <br> 0, variation DECIIPC J | noted <br> J. <br> -020 | cation | all Body |

## 7. Recommended PCB Layout



Figure 5. PCB Land Pattern Diagram
Table 7. PCB Land Pattern Dimensions

| Dimension | MIN | MAX |
| :---: | :---: | :---: |
| e | 0.50 BSC. |  |
| E | 5.42 REF. |  |
| D | 5.42 REF. |  |
| E2 | 4.00 | 4.20 |
| D2 | 4.00 | 4.20 |
| GE | 4.53 | - |
| GD | 4.53 | - |
| X | - | 0.28 |
| Y | 0.89 REF. |  |
| ZE | - | 6.31 |
| ZD | - | 6.31 |

## Notes (General):

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on IPC-SM-782 guidelines.
4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm .
Notes (Solder Mask Design):
5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu \mathrm{~m}$ minimum, all the way around the pad.

## Notes (Stencil Design):

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
2. The stencil thickness should be 0.125 mm ( 5 mils).
3. The ratio of stencil aperture to land pad size should be $1: 1$ for the perimeter pads.
4. A $4 \times 4$ array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

Notes (Card Assembly):

1. A No-Clean, Type-3 solder paste is recommended.
2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 8. Top Mark



| Mark Method: | Laser |  |  |
| :--- | :--- | :--- | :---: |
| Font Size: | 0.80 mm <br> Right-Justified |  |  |
| Line 1 Marking: | Si5325Q | Customer Part Number <br> Q = Speed Code: A, B, C, D <br> See Ordering Guide for options. |  |
| Line 2 Marking: | C-GM | C = Product Revision <br> G = Temperature Range -40 to $85^{\circ} \mathrm{C}$ (RoHS6) <br> M = QFN Package |  |
| Line 3 Marking: | YYWWRF | YY = Year <br> WW = Work Week <br> R = Die Revision <br> F = Internal code <br> Assigned by the Assembly House. Corresponds to the year <br> and work week of the mold date. |  |
| Line 4 Marking: | Pin 1 Identifier | Circle = 0.75 mm Diameter <br> Lower-Left Justified |  |
|  | XXXX | Internal Code |  |

## Document Change List

## Revision 0.23 to Revision 0.24

- Clarified that the two outputs have a common, higher frequency source on page 1.
- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 5.
- Added Figure 1, "Typical Phase Noise Plot," on page 4.
- Updated "2. Pin Descriptions: Si5325".
- Removed references to latency control, INC, and DEC.
- Changed font for register names to underlined italics.
- Updated "5. Ordering Guide" on page 47.
- Added "7. Recommended PCB Layout".


## Revision 0.24 to Revision 0.25

- Updated Section "2. Pin Descriptions: Si5325" on page 9.


## Revision 0.25 to Revision 0.26

- Removed Figure 1. "Typical Phase Noise Plot."
- Changed pins 11 and 15 from NC to VDD in "2. Pin Descriptions: Si5325".


## Revision 0.26 to Revision 0.3

- Changed 1.8 V operating range to $\pm 5 \%$.
- Updated Table 1 on page 4.
- Updated Table 2 on page 5.
- Added page 6.
- Updated "1. Functional Description" on page 8.
- Clarified "2. Pin Descriptions: Si5325" on page 9 including pull-up/pull-down.


## Revision 0.3 to Revision 0.4

- Added register map
- Lowered minimum CKOUT frequency
- Updated spec tables
- ESD tolerance, Table 2 on page 5
- Minimum input and output clock frequencies, Table 1 on page 4
- Absolute maximum VDD voltage, Table 2 on page 5
- Added to spec table
- CKIN voltage limits, Table 2 on page 5
- Typical jitter and phase noise values, Table 1 on page 4
- No bypass mode with CMOS outputs


## CONTACT INFORMATION

## Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Please visit the Silicon Labs Technical Support web page:
https://www.silabs.com/support/pages/contacttechnicalsupport.aspx
and register to submit a technical support request.


#### Abstract

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.


Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

