

## VCXO JITTER ATTENUATOR & FEMTOCLOCK™ MULTIPLIER

ICS810252I-02

## GENERAL DESCRIPTION




The ICS810252I-02 is a member of the HiperClockS<sup>™</sup>family of high performance clock solutions from IDT. The ICS810252I-02 is a PLL based synchronous multiplier that is optimized for PDH or SONET to Ethernet clock jitter attenuation

and frequency translation. The device contains two internal frequency multiplication stages that are cascaded in series. The first stage is a VCXO PLL that is optimized to provide reference clock jitter attenuation. The second stage is a FemtoClock™ frequency multiplier that provides the low jitter, high frequency Ethernet output clock that easily meets Gigabit and 10 Gigabit Ethernet jitter requirements. Pre-divider and output divider multiplication ratios are selected using device selection control pins. The multiplication ratios are optimized to support most common clock rates used in PDH, SONET and Ethernet applications. The VCXO requires the use of an external, inexpensive pullable crystal. The VCXO uses external passive loop filter components which allows configuration of the PLL loop bandwidth and damping characteristics. The device is packaged in a space-saving 32-VFQFN package and supports industrial temperature range.

## **F**EATURES

- Two LVCMOS/LVTTL outputs, 14Ω output impedance Each output supports independent frequency selection at 25MHz, 125MHz, 156.25MHz and 312.5MHz
- Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Accepts input frequencies from 8kHz to 155.52MHz including 8kHz, 1.544MHz, 2.048MHz, 19.44MHz, 25MHz, 77.76MHz, 125MHz and 155.52MHz
- Attenuates the phase jitter of the input clock by using a lowcost pullable fundamental mode VCXO crystal
- VCXO PLL bandwidth can be optimized for jitter attenuation and reference tracking using external loop filter connection
- FemtoClock frequency multiplier provides low jitter, high frequency output
- Absolute pull range: ±50ppm
- FemtoClock VCO frequency: 625MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (10kHz - 20MHz): 1.3ps
- 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages



5mm x 5mm x 0.925 package body

K Package

Top View

# **BLOCK DIAGRAM**




TABLE 1. PIN DESCRIPTIONS

LF1, LF0	Number	Name	Тур	е	Description
4, 8, 18, 24 GND Power Power Supply ground.  5 CLK_SEL Input Pulldown When LOW, selects CLK0/nCLK0. LVCMOS/LVTTL interface levels.  6, 12, 27 V <sub>DD</sub> Power Core power supply pins.  7 RESERVED Reserved Reserved Pullup Pullup Pullup Pulloon Input Core power supply pins.  8 POSEL_2, PDSEL_1, PDSEL_1, PDSEL_1, Input Pullup Pulloon Input Core power supply pins.  9 POMESEL_1, POMESEL_0 Power Analog supply pin.  11 ODBSEL_1, ODBSEL_1, ODBSEL_1, ODBSEL_0 Pulldown Input Core power supply pin.  14, ODBSEL_1, ODBSEL_0 Pulldown Input Pulloon Input Pulloon Input Pulloon Input Pomes Input Power Supply pin.  16, ODASEL_1, Input Pulloon Input Pulloon Input Power Supply pin.  17 ODASEL_0 Power Input Power Supply pin.  18 ODASEL_0 Pulldown Input Power Supply pin.  19 OA Output Bank A single-ended clock output. LVCMOS/LVTTL interface levels.  20, 23 nc Unused No connect.  21 V <sub>DDO</sub> Power Output Power supply pin.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pullup/ Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  30, XTAL_IN XTAL_IN KTAL_IN KTAL_IN is the input. XTAL_IN is the input. XTAL_IN is the input.	1, 2	LF1, LF0			Loop filter connection node pins.
Input clock select. When HIGH selects CLK1/nCLK1. When LOW, selects CLK0/nCLK0. LVCMOS/LVTTL interface levels.	3	ISET			Charge pump current setting pin.
SCER_SEL Input Pulldown When LOW, selects CLK0/nCLK0. LVCMOS/LVTTL interface levels.  6, 12, 27 V <sub>DD</sub> Power Core power supply pins.  7 RESERVED Reserved Reserved Reserved pin, do not connect.  9, PDSEL_2, PDSEL_1, PDSEL_1, PDSEL_0 11 V <sub>DDA</sub> Power Analog supply pin.  14, ODBSEL_1, ODBSEL_0, Input Pulldown Pulldown Pulldown Pulldown Pulldown Pulldown Pulldown Pulldown Power No connect.  16, ODASEL_1, ODASEL_0, ODASEL_0, ODASEL_0 19 QA Output Bank A single-ended clock output. LVCMOS/LVTTL interface levels.  20, 23 nc Unused No connect.  21 V <sub>DDO</sub> Power Output power supply pin.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  26 CLK1 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. XTAL_OUT is the output.	4, 8, 18, 24	GND	Power		Power supply ground.
7 RESERVED Reserved Reserved Pin, do not connect.  9, PDSEL_2, PDSEL_1, PDSEL_0 PDSEL_1, PDSEL_0 PODEL_0 Pullup Pode Power Analog supply pin.  13 V_DDA Power Analog supply pin.  14, ODBSEL_1, ODBSEL_1, ODASEL_1, ODASEL_0 Pulldown Pulldown Pulldown Pulldown Pulldown Pulldown Power Power Output Power Supply pin.  19 QA Output Power Sank A output. See Table 3B. LVCMOS/LVTTL interface levels.  20, 23 nc Unused No connect.  21 V_DDO Power Output Power supply pin.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pulldown Pulldown Pulldown Pulldown Pulldown Pulldown Non-inverting differential clock input. V_DD/2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input. V_DD/2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input. V_DD/2 bias voltage when left floating. Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.	5	CLK_SEL	Input	Pulldown	
9, PDSEL_2, PDSEL_1, PDSEL_1, PDSEL_0 11	6, 12, 27	$V_{_{\mathrm{DD}}}$	Power		Core power supply pins.
10, PDSEL_1, PDSEL_0  11	7	RESERVED	Reserved		Reserved pin, do not connect.
14, ODBSEL_1, ODBSEL_1, ODBSEL_1 Input Pulldown Input Inverting differential clock input. Vpd/2 bias voltage when left floating.  29 CLK0 Input Pulldown Input Inverting differential clock input. Vpd/2 bias voltage when left floating.  Crystal oscillator interface. XTAL_IN is the input. XTAL_IN is the input. XTAL_IN is the output.	10,	PDSEL_1,	Input	Pullup	· ·
15 ODBSEL_0 Input Pulldown Input Pulldown Input Pulldown Input Pulldown Input Inverting differential clock input. VCMOS/LVTTL interface levels.  19 QA Output Bank A single-ended clock output. LVCMOS/LVTTL interface levels.  20, 23 nc Unused No connect.  21 V <sub>DDO</sub> Power Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input.  28 nCLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.	13	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
17 ODASEL_0 Input Pulldown LVCMOS/LVTTL interface levels.  19 QA Output Bank A single-ended clock output. LVCMOS/LVTTL interface levels.  20, 23 nc Unused No connect.  21 V <sub>DDO</sub> Power Output power supply pin.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input.  28 nCLK0 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.			Input	Pulldown	
20, 23 nc Unused No connect.  21 V <sub>DDO</sub> Power Output power supply pin.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pullup/Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input.  28 nCLK0 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  Crystal oscillator interface. XTAL_IN is the input.  Crystal oscillator interface. XTAL_IN is the input.  XTAL_OUT, is the output.	, , , , , , , , , , , , , , , , , , ,		Input	Pulldown	
21 V <sub>DDO</sub> Power Output power supply pin.  22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input.  28 nCLK0 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  30, XTAL_OUT, Input XTAL_IN Input Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.	19	QA	Output		Bank A single-ended clock output. LVCMOS/LVTTL interface levels.
22 QB Output Bank B single-ended clock output. LVCMOS/LVTTL interface levels.  25 nCLK1 Input Pullup/Pulldown Inverting differential clock input. Vpp/2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input.  28 nCLK0 Input Pullup/Pulldown Inverting differential clock input. Vpp/2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  30, XTAL_OUT, XTAL_IN Input XTAL_OUT is the output.	20, 23	nc	Unused		No connect.
25 nCLK1 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  26 CLK1 Input Pulldown Non-inverting differential clock input.  28 nCLK0 Input Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  30, XTAL_OUT, Input XTAL_IN Input XTAL_OUT is the output.	21	$V_{\scriptscriptstyle DDO}$	Power		Output power supply pin.
26 CLK1 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  28 nCLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  30, XTAL_OUT, Input XTAL_OUT is the output.	22	QB	Output		Bank B single-ended clock output. LVCMOS/LVTTL interface levels.
28 nCLK0 Input Pullup/ Pulldown Inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  30, XTAL_OUT, XTAL_IN Input XTAL_OUT is the output.	25	nCLK1	Input		Inverting differential clock input. $V_{\tiny DD}/2$ bias voltage when left floating.
29 CLK0 Input Pulldown Non-inverting differential clock input. V <sub>DD</sub> /2 bias voltage when left floating.  29 CLK0 Input Pulldown Non-inverting differential clock input.  30, XTAL_OUT, 31 XTAL_IN Input XTAL_OUT is the output.	26	CLK1	Input	Pulldown	Non-inverting differential clock input.
30, XTAL_OUT, Input Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.	28	nCLK0	Input		Inverting differential clock input. $V_{\tiny DD}/2$ bias voltage when left floating.
31 XTAL_IN Input XTAL_OUT is the output.	29	CLK0	Input	Pulldown	Non-inverting differential clock input.
32 V <sub>DDX</sub> Power Power supply pin for VCXO charge pump.	′		Input		
	32	$V_{\scriptscriptstyle DDX}$	Power		Power supply pin for VCXO charge pump.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		рF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD,} V_{DDX,} V_{DDO} = 3.465V$			12	pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>out</sub>	Output Impedance			14		Ω

Table 3A. Pre-Divider Function Table

	Inputs	Pre-Divider Value	
PDSEL_2	PDSEL_1	PDSEL_0	Pre-Divider value
0	0	0	1
0	0	1	193
0	1	0	256
0	1	1	2430
1	0	0	3125
1	0	1	9720
1	1	0	15625
1	1	1	19440 (default)

TABLE 3B. OUTPUT DIVIDER FUNCTION TABLE

Inp	uts	Output Divider Value
ODxSEL_1	ODxSEL_0	Output Divider Value
0	0	25 (default)
0	1	5
1	0	4
1	1	2

TABLE 3C. FREQUENCY FUNCTION TABLE

Input Frequency (MHz)	Pre-Divider Value	VCXO Frequency (MHz)	FemtoClock Feedback Divider Value	Femtoclock VCO Frequency (MHz)	Output Divider Value	Output Frequency (MHz)
0.008	1	25	25	625	25	25
0.008	1	25	25	625	5	125
0.008	1	25	25	625	4	156.25
0.008	1	25	25	625	2	312.5
1.544	193	25	25	625	25	25
1.544	193	25	25	625	5	125
1.544	193	25	25	625	4	156.25
1.544	193	25	25	625	2	312.5
2.048	256	25	25	625	25	25
2.048	256	25	25	625	5	125
2.048	256	25	25	625	4	156.25
2.048	256	25	25	625	2	312.5
19.44	2430	25	25	625	25	25
19.44	2430	25	25	625	5	125
19.44	2430	25	25	625	4	156.25
19.44	2430	25	25	625	2	312.5
25	3125	25	25	625	25	25
25	3125	25	25	625	5	125
25	3125	25	25	625	4	156.25
25	3125	25	25	625	2	312.5
77.76	9720	25	25	625	25	25
77.76	9720	25	25	625	5	125
77.76	9720	25	25	625	4	156.25
77.76	9720	25	25	625	2	312.5
125	15625	25	25	625	25	25
125	15625	25	25	625	5	125
125	15625	25	25	625	4	156.25
125	15625	25	25	625	2	312.5
155.52	19440	25	25	625	25	25
155.52	19440	25	25	625	5	125
155.52	19440	25	25	625	4	156.25
155.52	19440	25	25	625	2	312.5

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{DD}$  + 0.5V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  37°C/W (0 mps) Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> – 0.12	3.3	V <sub>DD</sub>	٧
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
V <sub>DDX</sub>	Charge Pump Supply Voltage		3.135	3.3	3.465	V
$I_{DD} + I_{DDX}$	Power and Charge Pump Supply Current				195	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vol	tage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volt	age		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	CLK_SEL, ODASEL_[0:1], ODBSEL_[0:1]	$V_{DD} = V_{IN} = 3.465V$			150	μА
	J	PDSEL[0:2]	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	CLK_SEL, ODASEL_[0:1], ODBSEL_[0:1]	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
'IL		PDSEL[0:2]	$V_{_{DD}} = 3.465V, \ V_{_{IN}} = 0V$	-150			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1			2.6			V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{ppo}/2$ .

Table 4C. Differential DC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK0/nCLK0, CLK1/nCLK1	$V_{IN} = V_{DD} = 3.465V$			150	μΑ
,	Input Low Current	CLK0, CLK1	$V_{IN} = 0V, V_{DD} = 3.465V$	-5			μΑ
I IIL	Input Low Current	nCLK0, nCLK1	$V_{IN} = 0V, V_{DD} = 3.465V$	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpo	ut Voltage; NOTE 1, 2		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{\rm IH}$ .

NOTE 2: For single ended applications, the maximum input voltage for CLKx, nCLKx is  $V_{DD}$  + 0.3V.

Table 5. AC Characteristics,  $V_{DD} = V_{DDO} = V_{DDX} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>IN</sub>	Input Frequency		0.008		155.52	MHz
f <sub>out</sub>	Output Frequency		25		312.5	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random); NOTE 1, 2	125MHz f <sub>our</sub> , 25MHz crystal Integration Range: 10kHz –20MHz			1.3	ps
tsk(o)	Output Skew; NOTE 3, 4				200	ps
odc	Output Duty Cycle	f <sub>ouт</sub> ≤156.25MHz	45		55	%
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	200		800	ps
t <sub>LOCK</sub>	PLL Lock Time				175	ms

Characterized with outputs at the same frequency using the loop filter components for the mid loop bandwidth.

Refer to VCXO-PLL Loop Bandwidth Selection Table.

NOTE 1: Refer to the Phase Noise Plot.


NOTE 2: Not tested in production.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load condtions.


Measured at V<sub>DDO</sub>/2.

## Typical Phase Noise at 125MHz



# PARAMETER MEASUREMENT INFORMATION







## 3.3V OUTPUT LOAD AC TEST CIRCUIT

# Phase Noise Plot Phase Noise Plot Phase Noise Mask Offset Frequency f<sub>2</sub> RMS Jitter = Area Under the Masked Phase Noise Plot


## DIFFERENTIAL INPUT LEVEL



## PHASE JITTER



## **OUTPUT SKEW**



#### OUTPUT DUTY CYCLE/PULSE WIDTH/tPERIOD

#### OUTPUT RISE/FALL TIME

# **APPLICATION INFORMATION**

## Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS810252I-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD}$ ,  $V_{\rm DDX}$ ,  $V_{\rm DDA}$ , and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic  $V_{\rm CC}$  pin and also shows that  $V_{\rm CCA}$  requires that an additional10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the  $V_{\rm CCA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

## WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{_{\rm DD}}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

## DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the  $V_{\rm pp}$  and  $V_{\rm cmr}$  input requirements. Figures 3A to 3F show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples

only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for IDT HiPerClockS open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY AN IDT OPEN EMITTER
HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT
DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 3E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY A 3.3V HCSL DRIVER




FIGURE 3F. HIPERCLOCKS CLK/NCLK INPUT
DRIVEN BY A 2.5V SSTL DRIVER

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CLK/nCLK INPUTS**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

#### VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadfame Base Package, Amkor Technology.




FIGURE 4. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH —SIDE VIEW (DRAWING NOT TO SCALE)

## SCHEMATIC EXAMPLE

Figure 5 shows an example of the 810252I-02 application schematic. In this example, the device is operated at  $V_{\tiny DD} = 3.3V$ . The decoupling capacitors should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver. An

optional 3-pole filter can also be used for additional spur reduction. It is recommended that the loop filter components be laid out for the 3-pole option. This will also allow the 2-pole filter to be used.




FIGURE 5. P.C. ICS810252I-02 SCHEMATIC EXAMPLE

## **VCXO-PLL EXTERNAL COMPONENTS**

Choosing the correct external components and having a proper printed circuit board (PCB) layout is a key task for quality operation of the VCXO-PLL. In choosing a crystal, special precaution must be taken with the package and load capacitance ( $C_{\scriptscriptstyle L}$ ). In addition, frequency, accuracy and temperature range must also be considered. Since the pulling range of a crystal also varies with the package, it is recommended that a metal-canned package like HC49 be used. Generally, a metal-canned package has a larger pulling range than a surface mounted device (SMD). For crystal selection information, refer to the *VCXO Crystal Selection Application Note*.


The crystal's load capacitance  $C_L$  characteristic determines its resonating frequency and is closely related to the VCXO tuning range. The total external capacitance seen by the crystal when installed on a board is the sum of the stray board capacitance, IC package lead capacitance, internal varactor capacitance and any installed tuning capacitors ( $C_{TUNE}$ ).

If the crystal's  $C_{\scriptscriptstyle L}$  is greater than the total external capacitance, the VCXO will oscillate at a higher frequency than the crystal specification. If the crystal's  $C_{\scriptscriptstyle L}$  is lower than the total external capacitance, the VCXO will oscillate at a lower frequency than

the crystal specification. In either case, the absolute tuning range is reduced. The correct value of  $C_{\scriptscriptstyle L}$  is dependent on the characteristics of the VCXO. The recommended  $C_{\scriptscriptstyle L}$  in the Crystal Parameter Table balances the tuning range by centering the tuning curve.

The VCXO-PLL Loop Bandwidth Selection Table shows  $R_{\rm s}$ ,  $C_{\rm s}$  and  $C_{\rm p}$  values for recommended high, mid and low loop bandwidth configurations. The device has been characterized using these parameters. For other configurations, refer to the Loop Filter Component Selection for VCXO Based PLLs Application Note.

The crystal and external loop filter components should be kept as close as possible to the device. Loop filter and crystal traces should be kept short and separated from each other. Other signal traces should be kept separate and not run underneath the device, loop filter or crystal components.



VCXO CHARACTERISTICS TABLE

Symbol	Parameter	Typical	Unit
k <sub>vcxo</sub>	VCXO Gain	16,700	Hz/V
C <sub>v_Low</sub>	Low Varactor Capacitance	9.8	pF
C <sub>v_HIGH</sub>	High Varactor Capacitance	22.9	pF

#### VCXO-PLL APPROXIMATE LOOP BANDWIDTH SELECTION TABLE

Bandwidth	Crystal Frequency (MHz)	$R_{s}(k\Omega)$	C <sub>s</sub> (µF)	С <sub>Р</sub> (µF)	$R_{_{ m SET}}$ (k $\Omega$ )
10Hz (Low)	25MHz	121	1.0	0.01	9.09
90Hz (Mid)	25MHz	221	0.1	0.001	2.21
300Hz (High)	25MHz	680	0.1	0.0001	2.21

#### CRYSTAL CHARACTERISTICS


Symbol	Parameter	Minimum	Typical	Maximum	Units
	Mode of Operation		Fundamer	ntal	
f <sub>N</sub>	Frequency		25		MHz
f <sub>T</sub>	Frequency Tolerance			±20	ppm
f <sub>s</sub>	Frequency Stability			±20	ppm
	Operating Temperature Range	-40		85	°C
C <sub>L</sub>	Load Capacitance		10		рF
C <sub>o</sub>	Shunt Capacitance		4		pF
C <sub>o</sub> /C <sub>1</sub>	Pullability Ratio		220	240	
ESR	Equivalent Series Resistance			20	
	Drive Level			1	mW
	Aging @ 25°C			±3 per year	ppm

# RELIABILITY INFORMATION

Table 6.  $\theta_{_{\rm JA}} vs.$  Air Flow Table for 32 Lead VFQFN

θ <sub>JA</sub> vs. 0 Air Flow (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b>	<b>1</b>	<b>2.5</b>		
	37.0°C/W	32.4°C/W	29.0°C/W		

#### PACKAGE OUTLINE AND DIMENSIONS - K SUFFIX FOR 32 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin

layout of this device. The pin count and pinout are shown on the front page. The package dimension are in Table 7 below.

TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS (VHHD -2/ -4)				
SYMBOL	Minimum	Maximum		
N	32			
A	0.80	1.0		
A1	0	0.05		
А3	0.25 Reference			
b	0.18	0.30		
е	0.50 BASIC			
N <sub>D</sub>	8			
N <sub>E</sub>	8			
D, E	5.0 BASIC			
D2, E2	3.0	3.3		
L	0.30	0.50		

Reference Document: JEDEC Publication 95, MO-220

TABLE 8. ORDERING INFORMATION

Part/Order Number	mber Marking Package		Shipping Packaging	Temperature
810252BKI-02	ICS0252BI02	32 Lead VFQFN	tray	-40°C to 85°C
810252BKI-02T	ICS0252BI02	32 Lead VFQFN	2500 tape & reel	-40°C to 85°C
810252BKI-02LF	ICS252BI02L	32 Lead "Lead-Free" VFQFN	tray	-40°C to 85°C
810252BKI-02LFT	ICS252BI02L	32 Lead "Lead-Free" VFQFN	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET				
Rev	Rev Table Page Description of Change			
Α	T7	16	Package Dimensions - corrected D2/E2 dimensions.	11/7/07

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

## **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

## For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851



© 2007 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.