

# LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER

**MPC9600** 

The MPC9600 is a low voltage 2.5 V or 3.3 V compatible, 1:21 PLL based clock driver and fanout buffer. With output frequencies up to 200 MHz and output skews of 150 ps, the device meets the needs of the most demanding clock tree applications.

#### **Features**

- Multiplication of Input Frequency by 2, 3, 4, and 6
- Distribution of Output Frequency to 21 Outputs Organized in Three Output Banks: QA0-QA6, QB0-QB6, QC0-QC6, Each Fully Selectable
- Fully Integrated PLL
- Selectable Output Frequency Range Is 50 to 100 MHz and 100 to 200 MHz
- Selectable Input Frequency Range Is 16.67 to 33 MHz and 25 to 50 MHz
- LVCMOS Outputs
- Outputs Disable to High Impedance (Except QFB)
- · LVCMOS or LVPECL Reference Clock Options
- 48-Lead QFP Packaging
- 48-Lead Pb-Free Package Available
- ± 50 ps Cycle-to-Cycle Jitter
- 150 ps Maximum Output-to-Output Skew
- · 200 ps Maximum Static Phase Offset Window

#### **Functional Description**

The MPC9600 is a fully LVCMOS 2.5 V or 3.3 V compatible PLL clock driver. The MPC9600 has the capability to generate clock signals of 50 to 200 MHz from clock sources of 16.67 to 50 MHz. The internal PLL is optimized for this frequency range and does not require external loop filter components. QFB provides an output for the external feedback path to the feedback input FB\_IN. The QFB divider ratio is configurable and

determines the PLL frequency multiplication factor when QFB is directly connected to FB\_IN. The MPC9600 is optimized for minimizing the propagation delay between the clock input and FB\_IN.

Three output banks of 7 outputs each bank can be individually configured to divide the VCO frequency by 2 or by 4. Combining the feedback and output divider ratios, the MPC9600 is capable to multiply the input frequency by 2, 3, 4, and 6.

The reference clock is selectable either LVPECL or LVCMOS. The LVPECL reference clock feature allows the designer to use LVPECL fanout buffers for the inner branches of the clock distribution tree. All control inputs accept LVCMOS compatible levels. The outputs provide low impedance LVCMOS outputs capable of driving parallel terminated 50  $\Omega$  transmission to  $V_{TT} = V_{CC}/2$ . For series terminated lines the MPC9600 can drive two lines per output giving the device an effective total fanout of 1:42. With guaranteed maximum output-to-output skew of 150 ps, the MPC9600 PLL clock driver meets the synchronization requirements of the most demanding systems.

The  $V_{CCA}$  analog power pin doubles as a PLL bypass select line for test purpose. When the  $V_{CCA}$  is driven to GND the reference clock will bypass the PLL.

The device is packaged in a 48-lead LQFP package to provide optimum combination of board density and performance.

3.3 V OR 2.5 V LOW VOLTAGE CMOS PLL CLOCK DRIVER



FA SUFFIX 48-LEAD LQFP PACKAGE CASE 932-03



AE SUFFIX 48-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 932-03




Figure 1. MPC9600 Logic Diagram

Table 1. Pin Configuration - 48 LQFP

Pin	I/O	Type	Description
PCLK, PCLK	Input	PECL	Differential reference clock frequency input
CCLK	Input	LVCMOS	Reference clock input
FB_IN	Input	LVCMOS	PLL feedback clock input
QAn	Output	LVCMOS	Bank A outputs
QBn	Output	LVCMOS	Bank B outputs
QCn	Output	LVCMOS	Bank C outputs
QFB	Output	LVCMOS	Differential feedback output
REF_SEL	Input	LVCMOS	Reference clock input select
FSELA	Input	LVCMOS	Selection of bank A output frequency
FSELB	Input	LVCMOS	Selection of bank B output frequency
FSELC	Input	LVCMOS	Selection of bank C output frequency
FSEL_FB	Input	LVCMOS	Selection of feedback frequency
OE	Input	LVCMOS	Output enable
V <sub>CCA</sub>		Power supply	Analog power supply and PLL bypass. An external $V_{CC}$ filter is recommended for $V_{CCA}$
V <sub>CC</sub>		Power supply	Core power supply
GND		Ground	Ground




Figure 2. 48-Lead Package Pinout (Top View)

**Table 2. Function Table (Controls)** 

Control Pin	0	1
REF_SEL	CCLK	PCLK
V <sub>CCA</sub>	PLL Bypass <sup>(1)</sup>	PLL Power
OE	Outputs Enabled	Outputs Disabled (except QFB)
FSELA	Output Bank A at VCO/2	Output Bank A at VCO/4
FSELB	Output Bank B at VCO/2	Output Bank B at VCO/4
FSELC	Output Bank C at VCO/2	Output Bank C at VCO/4
FSEL_FB	Feedback Output at VCO/8	Feedback Output at VCO/12

<sup>1.</sup>  $V_{CCA}$  = GND, PLL off and bypassed for static test and diagnosis.

Table 3. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	-0.3	4.6	V
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> + 0.3	V
I <sub>IN</sub>	DC Input Current		±20	mA
I <sub>OUT</sub>	DC Output Current		±50	mA
T <sub>Stor</sub>	Storage Temperature Range	-65	125	°C

Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

**Table 4. General Specifications** 

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	
MM	ESD Protection (Machine Model)	400			V	
HBM	ESD Protection (Human Body Model)	4000			V	
CDM	ESD Protection (Charged Device Model)	1500			V	
LU	Latch-Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		10		pF	Per output
C <sub>IN</sub>	Input Capacitance		4.0		pF	Inputs

Table 5. DC Characteristics ( $V_{CC}$  = 3.3 V ± 5%,  $T_A$  = – 40°C to +85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input Low Voltage			0.8	V	LVCMOS
V <sub>PP</sub>	Peak-to-Peak Input Voltage (DC) PCLK, PCLK	250			mV	LVPECL
V <sub>CMR</sub> <sup>(1)</sup>	Common Mode Range (DC) PCLK, PCLK	1.0		V <sub>CC</sub> – 0.6	V	LVPECL
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = -24 mA <sup>(2)</sup>
V <sub>OL</sub>	Output Low Voltage			0.55 0.30	V V	I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 12 mA
Z <sub>OUT</sub>	Output Impedance		14 – 17		W	
I <sub>IN</sub>	Input Leakage Current			± 150	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>CCA</sub>	Maximum PLL Supply Current		2.0	5.0	mA	V <sub>CCA</sub> Pin
I <sub>CCQ</sub>	Maximum Quiescent Supply Current			1.0	mA	All V <sub>CC</sub> Pins

<sup>1.</sup>  $V_{CMR}$  (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PR}$  (DC) specification.

Table 6. DC Characteristics ( $V_{CC}$  = 2.5 V ± 5%,  $T_A$  = – 40°C to +85°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>IH</sub>	Input High Voltage	1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input Low Voltage			0.7	V	LVCMOS
V <sub>PP</sub>	Peak-to-Peak input voltage (DC) PCLK, PCLK	250			mV	LVPECL
V <sub>CMR</sub> <sup>(1)</sup>	Common Mode Range (DC) PCLK, PCLK	1.0		V <sub>CC</sub> - 0.6	V	LVPECL
V <sub>OH</sub>	Output High Voltage	1.8			V	$I_{OH} = -15 \text{ mA}^{(2)}$
V <sub>OL</sub>	Output Low Voltage			0.6	V	I <sub>OL</sub> = 15 mA
Z <sub>OUT</sub>	Output Impedance		17 – 20		W	
I <sub>IN</sub>	Input Leakage Current			± 150	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>CCA</sub>	Maximum PLL Supply Current		3.0	5.0	mA	V <sub>CCA</sub> Pin
I <sub>CCQ</sub>	Maximum Quiescent Supply Current			1.0	mA	All V <sub>CC</sub> Pins

V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

<sup>2.</sup> The MPC9600 is capable of driving 50  $\Omega$  transmission lines on the incident edge. Each output drives one 50  $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50  $\Omega$  series terminated transmission lines.

<sup>2.</sup> The MPC9600 is capable of driving 50  $\Omega$  transmission lines on the incident edge. Each output drives one 50  $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50  $\Omega$  series terminated transmission lines.

Table 7. AC Characteristics – 48 LQFP ( $V_{CC}$  = 3.3 V ± 5% or  $V_{CC}$  = 2.5 V ± 5%,  $T_A$  = –40°C to +85°C)<sup>(1)</sup>

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f <sub>ref</sub>	Input Frequency	0.5		50		
	÷ 8 feedback (FSEL_FB = 0) ÷ 12 feedback (FSEL_FB = 1)	25 16.67		50 33	MHz MHz	PLL locked PLL locked
	Static test mode (V <sub>CCA</sub> = GND)	0		500	MHz	V <sub>CCA</sub> = GND
f <sub>VCO</sub>	VCO Frequency	200		400	MHz	
f <sub>MAX</sub>	Maximum Output Frequency					
	÷ 2 outputs (FSELx = 0) ÷ 4 outputs (FSELx = 1)	100 50		200 100	MHz MHz	PLL locked PLL locked
f <sub>refDC</sub>	Reference Input Duty Cycle	25		75	%	
V <sub>PP</sub>	Peak-to-Peak Input Voltage PCLK, PCLK	500		1000	mV	LVPECL
V <sub>CMR</sub> <sup>(2)</sup>	Common Mode Range					
	$\begin{array}{c} \text{PCLK, } \overline{\text{PCLK}} \; (\text{V}_{\text{CC}} = 3.3 \; \text{V} \pm 5\%) \\ \text{PCLK, } \overline{\text{PCLK}} \; (\text{V}_{\text{CC}} = 2.5 \; \text{V} \pm 5\%) \end{array}$	1.2 1.2		V <sub>CC</sub> -0.8 V <sub>CC</sub> -0.6	V	LVPECL LVPECL
t <sub>r</sub> , t <sub>f</sub>	CCLK Input Rise/Fall Time			1.0	ns	see Figure 11
t <sub>(∅)</sub>	Propagation Delay (static phase offset)			4.40		
	CCLK to FB_IN PECL_CLK to FB_IN	-60 +30	+40 +130	+140 +230	ps ps	PLL locked PLL locked
t <sub>sk(o)</sub>	Output-to-Output Skew		_			
	all outputs, single frequency all outputs, multiple frequency		70 70	150 150	ps ps	Measured at coincident rising edge
	within QAx output bank		30	75	ps	euge
	within QBx outputs within QCx outputs		40 30	125 75	ps ps	
DC	Output Duty Cycle	45	50	55	%	
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time	0.1		1.0	ns	see Figure 11
t <sub>PLZ, HZ</sub>	Output Disable Time			10	ns	
t <sub>PZL, ZH</sub>	Output Enable Time			10	ns	
BW	PLL Closed Loop Bandwidth					-3 dB point of PLL
	÷ 8 feedback (FSEL_FB=0) ÷ 12 feedback (FSEL_FB=1)		1.0 – 10 0.6 – 4.0		MHz MHz	transfer characteristic
t <sub>JIT(CC)</sub>	Cycle-to-Cycle Jitter <sup>(3)</sup>					Refer to
	All outputs in ÷ 2 configuration All outputs in ÷ 4 configuration		40	130	ps	application section for other
	3		40	180	ps	configurations
t <sub>JIT(PER)</sub>	Period Jitter <sup>(3)</sup>		0.5	70		Refer to
	All outputs in ÷ 2 configuration All outputs in ÷ 4 configuration		25 20	70 100	ps ps	application section for other configurations
t <sub>JIT(∅)</sub>	I/O Phase Jitter (1 $\sigma$ ) $V_{CC}$ = 3.3 V $V_{CC}$ = 2.5 V			17 <sup>(4)</sup> 15 <sup>(3)</sup>	ps ps	RMS value at f <sub>VCO</sub> = 400 MHz
t <sub>LOCK</sub>	Maximum PLL Lock Time			5.0	ms	

<sup>1.</sup> AC characteristics are applicable over the entire ambient temperature and supply voltage range and are production tested. AC characteristics apply for parallel output termination of 50 Ω to V<sub>TT</sub>.

<sup>2.</sup>  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  range and the input swing lies within the  $V_{PP}$  (AC) specification. Violation of  $V_{CMR}$  or  $V_{PP}$  impacts static phase offset  $t_{(\varnothing)}$ .

<sup>3.</sup> Cycle-to-cycle and period jitter depends on output divider configuration.

<sup>4.</sup> See Applications Information section for max I/O phase jitter versus frequency.

#### **APPLICATIONS INFORMATION**

#### **Programming the MPC9600**

The MPC9600 clock driver outputs can be configured into several divider modes. Additionally the external feedback of the device allows for flexibility in establishing various input to output frequency relationships. The selectable feedback divider of the three output groups allows the user to configure the device for 1:2, 1:3, 1:4 and 1:6 input:output frequency ratios. The use of even dividers ensure that the output duty cycle is always 50%. Table 8 illustrates the various output configurations, the table describes the outputs using the input clock frequency CLK as a reference.

The feedback divider division settings establish the output relationship, in addition, it must be ensured that the VCO will be stable given the frequency of the outputs desired. The feedback frequency should be used to situate the VCO into a frequency range in which the PLL will be stable. The design of the PLL supports output frequencies from 50 MHz to 200 MHz while the VCO frequency range is specified from 200 MHz to 400 MHz and should not be exceeded for stable operation.

Table 8. Output Frequency Relationship<sup>(1)</sup> for QFB Connected to FB\_IN

	Configurat	ion Inputs		Input Frequency	Output Frequency Ratio and Range			
FSEL_FB	FSELA	FSELB	FSELC	Range CLK [MHz]	Ratio, QAx [MHz]	Ratio, QBx [MHz]	Ratio, QCx [MHz]	
0	0	0	0	25.0–50.0	4•CLK (100–200)	4•CLK (100–200)	4•CLK (100–200)	
0	0	0	1		4•CLK (100–200)	4•CLK (100–200)	2•CLK (50.0–100)	
0	0	1	0		4•CLK (100–200)	2•CLK (50.0–100)	4•CLK (100–200)	
0	0	1	1		4•CLK (100–200)	2•CLK (50.0–100)	2•CLK (50.0–100)	
0	1	0	0		2•CLK (50.0–100)	4•CLK (100–200)	4•CLK (100–200)	
0	1	0	1		2•CLK (50.0–100)	4•CLK (100–200)	2•CLK (50.0–100)	
0	1	1	0		2•CLK (50.0–100)	2•CLK (50.0–100)	4•CLK (100–200)	
0	1	1	1		2•CLK (50.0–100)	2•CLK (50.0–100)	2•CLK (50.0–100)	
1	0	0	0	16.67–33.33	6•CLK (100–200)	6•CLK (100–200)	6•CLK (100–200)	
1	0	0	1		6•CLK (100–200)	6•CLK (100–200)	3•CLK (50.0–100)	
1	0	1	0		6•CLK (100–200)	3•CLK (50.0–100)	6•CLK (100–200)	
1	0	1	1		6•CLK (100–200)	3•CLK (50.0–100)	3•CLK (50.0–100)	
1	1	0	0		3•CLK (50.0–100)	6•CLK (100–200)	6•CLK (100–200)	
1	1	0	1		3•CLK (50.0–100)	6•CLK (100–200)	3•CLK (50.0–100)	
1	1	1	0		3•CLK (50.0–100)	3•CLK (50.0–100)	6•CLK (100–200)	
1	1	1	1		3•CLK (50.0–100)	3•CLK (50.0–100)	3•CLK (50.0–100)	

<sup>1.</sup> Output frequency relationship with respect to input reference frequency CLK. The VCO frequency range is always 200–400.

Table 9. Typical and Maximum Period Jitter Specification


Device Configuration	QA0 t	o QA6	QB0 to QB6		QC0 to QC6	
Device Comiguration	Тур	Max	Тур	Max	Тур	Max
All output banks in ÷ 2 or ÷ 4 divider configuration <sup>(1)</sup> ÷ 2 (FSELA = 0 and FESLB = 0 and FSELC = 0) ÷ 4 (FSELA = 1 and FESLB = 1 and FSELC = 1)	25	50	50	70	25	50
	20	70	50	100	20	70
Mixed ÷ 2/÷ 4 divider configurations <sup>(2)</sup> for output banks in ÷ 2 divider configurations for output banks in ÷ 4 divider configurations	80	130	100	150	80	130
	25	70	60	100	25	70

- 1. In this configuration, all MPC9600 outputs generate the same clock frequency. See Figure 3 for an example configuration.
- 2. Multiple frequency generation. Jitter data are specified for each output divider separately. See Figure 7 for an example.

Table 10. Typical and Maximum Cycle-to-Cycle Jitter Specification


Device Configuration	QA0 t	o QA6	QB0 to QB6		QC0 to QC6	
Device Comiguration	Тур	Max	Тур	Max	Тур	Max
All output banks in ÷ 2 or ÷ 4 divider configuration <sup>(1)</sup> ÷ 2 (FSELA = 0 and FESLB = 0 and FSELC = 0) ÷ 4 (FSELA = 1 and FESLB = 1 and FSELC = 1)	40	90	80	130	40	90
	40	110	120	180	40	110
Mixed $\div 2/\div 4$ divider configurations <sup>(2)</sup> for output banks in $\div 2$ divider configurations for output banks in $\div 4$ divider configurations	150	250	200	280	150	250
	30	110	120	180	30	110

- 1. In this configuration, all MPC9600 outputs generate the same clock frequency.
- 2. Multiple frequency generation. Jitter data are specified for each output divider separately.



Frequency Range	Min	Max
Input	16.67 MHz	33.33 MHz
QA outputs	100 MHz	200 MHz
QB outputs	100 MHz	200 MHz
QC outputs	100 MHz	200 MHz

Figure 3. Configuration for 126 MHz Clocks



Frequency Range	Min	Max
Input	25 MHz	50 MHz
QA outputs	100 MHz	200 MHz
QB outputs	100 MHz	200 MHz
QC outputs	100 MHz	200 MHz

Figure 4. Configuration for 133.3/66.67 MHz Clocks

#### **Power Supply Filtering**

The MPC9600 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V<sub>CCA</sub> (PLL) power supply impacts the device characteristics, for instance I/O jitter. The MPC9600 provides separate power supplies for the output buffers  $(V_{CC})$  and the phase-locked loop (V<sub>CCA</sub>) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V<sub>CCA</sub> pin for the MPC9600. Figure 5 illustrates a typical power supply filter scheme. The MPC9600 frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R<sub>F</sub>. From the data sheet the I<sub>CCA</sub> current (the current sourced through the V<sub>CCA</sub> pin) is typically 3 mA (5 mA maximum), assuming that a minimum of 2.325 V ( $V_{CC}$  = 3.3 V or  $V_{CC}$  = 2.5 V) must be maintained on the  $V_{\mbox{\footnotesize{CCA}}}$  pin. The resistor  $R_{\mbox{\footnotesize{F}}}$  shown in Figure 5, must have a resistance of 9–10  $\Omega$  (V<sub>CC</sub> = 2.5 V) to meet the voltage drop criteria.

The minimum values for  $R_{\text{F}}$  and the filter capacitor  $C_{\text{F}}$  are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 5, the filter cut-off frequency is around 3-5 kHz and the noise attenuation at 100 kHz is better than 42 dB.




Figure 5. V<sub>CCA</sub> Power Supply Filter

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9600 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

### Using the MPC9600 in Zero-Delay Applications

Nested clock trees are typical applications for the MPC9600. For these applications the MPC9600 offers a differential LVPECL clock input pair as a PLL reference. This allows for the use of differential LVPECL primary clock distribution devices such as the Freescale Semiconductor MC100ES6111 or MC100ES6226, taking advantage of its superior low-skew performance. Clock trees using LVPECL for clock distribution and the MPC9600 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers.

The external feedback option of the MPC9600 PLL allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge and virtually eliminates the propagation delay through the device.

The remaining insertion delay (skew error) of the MPC9600 in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset (SPO or  $t_{(\oslash)}$ ), I/O jitter  $(t_{J|T(\oslash)}$ , phase or long-term jitter), feedback path delay and the output-to-output skew  $(t_{SK(O)})$  relative to the feedback output.

#### Calculation of Part-to-Part Skew

The MPC9600 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs (CCLK or PCLK) of two or more MPC9600 are connected together, the maximum overall timing uncertainty from the common CCLK input to any output is:

$$t_{SK(PP)} = t_{(\varnothing)} + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\varnothing)} \cdot CF$$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 6. MPC9600 Maximum Device-to-Device Skew

Due to the statistical nature of I/O jitter a RMS value (1  $\sigma$ ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 11.

Table 11. Confidence Factor CF

CF	Probability of Clock Edge Within the Distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.9999943
± 6σ	0.9999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% ( $\pm$   $3\sigma$ ) is assumed, resulting in a worst case timing uncertainty from input to any output of - 261 ps to 341 ps relative to CCLK (V $_{CC}$  = 3.3 V and f $_{VCO}$  = 200 MHz):

$$t_{SK(PP)}$$
 = [-60 ps...140 ps] + [-150 ps...150 ps] + [(17 ps @ -3)...(17 ps @ 3)] +  $t_{PD.\ LINE(FB)}$ 

$$t_{SK(PP)} = [-261 \text{ ps...341 ps}] + t_{PD, LINE(FB)}$$

Above equation uses the maximum I/O jitter number shown in the AC characteristic table for  $\rm V_{CC}$  = 3.3 V (17 ps RMS). I/O jitter is frequency dependant with a maximum at the lowest VCO frequency (200 MHz for the MPC9600). Applications using a higher VCO frequency exhibit less I/O jitter than the AC characteristic limit. The I/O jitter characteristics in Figure 7 can be used to derive a smaller

I/O jitter number at the specific VCO frequency, resulting in tighter timing limits in zero-delay mode and for part-to-part skew  $t_{SK(PP)}$ .




Figure 7. I/O Jitter versus VCO Frequency for  $V_{CC}$  = 2.5 V and  $V_{CC}$  = 3.3 V

#### **Driving Transmission Lines**

The MPC9600 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20  $\Omega$  the drivers can drive either parallel

or series terminated transmission lines. For more information on transmission lines the reader is referred to Freescale Semiconductor application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50  $\Omega$  resistance to  $V_{\rm CC}\div 2$ .

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9600 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 8 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9600 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 8. Single versus Dual Transmission Lines

The waveform plots in Figure 9 shows the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9600 output buffer is more than sufficient to drive  $50~\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9600. The output waveform in Figure 9 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $36~\Omega$  series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (Z_{0} \div (R_{S} + R_{0} + Z_{0}))$$

$$Z_{0} = 50 \Omega || 50 \Omega$$

$$R_{S} = 36 \Omega || 36 \Omega$$

$$R_{0} = 14 \Omega$$

$$V_{L} = 3.0 (25 \div (18 + 17 + 25))$$

$$= 1.31 V$$

## LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER

At the load end the voltage will double due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).




Figure 9. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 10 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 10. Optimized Dual Line Termination

The following figures illustrate the measurement reference for the MPC9600 clock driver circuit.




Figure 11. CCLK MPC9600 AC Test Reference




Figure 12. PCLK MPC9600 AC Test Reference





Figure 14. Propagation Delay (to, status phase offset)



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage


 $DC = t_P/T_0 \times 100\%$ 

Figure 16. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 18. Cycle-to-Cycle Jitter



The deviation in  $T_0$  for a controlled edge with respect to a  $T_0$ mean in a random sample of cycles

Figure 20. I/O Jitter






Figure 15. Propagation Delay (tø) Test Reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 17. Output-to-Output Skew t<sub>SK(O)</sub>



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 19. Period Jitter





Figure 21. Transition Time Test Reference

## **PACKAGE DIMENSIONS**



**48-LEAD LQFP PACKAGE** 

# **Contact Information:**

www.IDT.com

#### Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

## **Technical Support**

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

