### 155.52 MHz Frequency Synthesizer

## FEATURES

Frequency Synthesis to 155.52 MHz
19.44 MHz or 9.72 MHz Input

Reference Signal Select Mux
Single Supply Operation: +5 V or $\mathbf{- 5 . 2}$ V
Output Jitter: 2.0 Degrees RMS
Low Power: 90 mW
10 KH ECL/PECL Compatible Output
10 KH ECL/PECL/TTL/CMOS Compatible Input
Package: 16-Pin Narrow 150 Mil SOIC

## PRODUCT DESCRIPTION

The AD809 provides a 155.52 MHz ECL/PECL output clock from either a 19.44 MHz or a 9.72 MHz TTL/CMOS/ECL/PECL reference frequency. The AD809 functionality supports a distributed timing architecture, allowing a backplane or PCB 19.44 MHz or 9.72 MHz timing reference signal to be distributed to multiple
155.52 Mbps ports. The AD809 can be applied to create the transmit bit clock for one or more ports.

An input signal multiplexer supports loop-timed applications where a 155.52 MHz transmit bit clock is recovered from the 155.52 Mbps received data.

The low jitter VCO, low power and wide operating temperature range make the device suitable for generating a 155.52 MHz bit clock for SONET/SDH/Fiber in the Loop systems.

The device has a low cost, on-chip VCO that locks to either $8 \times$ or $16 \times$ the frequency at the 19.44 MHz or 9.72 MHz input. No external components are needed for frequency synthesis; however, the user can adjust loop dynamics through selection of a damping factor capacitor whose value determines loop damping.
The AD809 design guarantees that the clock output frequency will drift low (by roughly $20 \%$ ) in the absence of a signal at the input.
The AD809 consumes 90 mW and operates from a single power supply at either +5 V or -5.2 V .

## FUNCTIONAL BLOCK DIAGRAM



REV. A

[^0]AD809_SPEG/FIGATIONS $\left(\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\text {MAX }}, \mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\text {MIN }}$ to $\mathrm{V}_{\text {MAX }}, \mathrm{C}_{\mathrm{D}}=22 \mathrm{nF}$, unless otherwise noted)

| Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TRACKING AND CAPTURE RANGE ${ }^{1}$ | x8 Synthesis <br> $\times 16$ Synthesis | $\begin{aligned} & 19.42 \\ & 9.71 \end{aligned}$ |  | $\begin{aligned} & 19.46 \\ & 9.73 \end{aligned}$ | MHz <br> MHz |
| OUTPUT JITTER | $\times 8$ Synthesis <br> $\times 16$ Synthesis |  | $\begin{aligned} & 1.6 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 2.9 \end{aligned}$ | Degrees RMS <br> Degrees RMS |
| JITTER TRANSFER <br> Bandwidth Peaking | $\begin{aligned} & \mathrm{C}_{\mathrm{D}}=5.6 \mathrm{nF}(\zeta=5) \\ & \mathrm{C}_{\mathrm{D}}=22 \mathrm{nF}(\zeta=10) \end{aligned}$ |  | $\begin{aligned} & 200 \\ & 0.08 \\ & 0.02 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| DUTY CYCLE TOLERANCE | $\times 8$ or $\times 16$ Synthesis <br> Output Jitter $\leq 2.9$ Degrees RMS | 15 |  | 85 | \% |
| INPUT VOLTAGE LEVELS <br> PECL <br> Input Logic High, $\mathrm{V}_{\mathrm{IH}}$ <br> Input Logic Low, $\mathrm{V}_{\mathrm{IL}}$ <br> TTL <br> Input Logic High, $\mathrm{V}_{\mathrm{IH}}$ <br> Input Logic Low, $\mathrm{V}_{\mathrm{IL}}$ | @ CLKIN/N and PECLIN/N Inputs <br> @ TTL/CMOSIN and MUX Inputs | $\begin{aligned} & 3.8 \\ & 3.1 \\ & 2.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & 3.6 \\ & \\ & 0.8 \end{aligned}$ | Volts Volts <br> Volts <br> Volts |
| OUTPUT VOLTAGE LEVELS PECL <br> Output Logic High, $\mathrm{V}_{\mathrm{OH}}$ Output Logic Low, $\mathrm{V}_{\mathrm{OL}}$ | Referenced to $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & -1.2 \\ & -2.0 \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -1.8 \end{aligned}$ | $\begin{aligned} & -0.7 \\ & -1.7 \end{aligned}$ | Volts <br> Volts |
| SYMMETRY (Duty Cycle) | $\times 8$ Synthesis or $\times 16$ Synthesis | 46 | 52 | 62 | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| OUTPUT RISE/FALL TIMES 1.5 <br> Rise Time ( $\mathrm{t}_{\mathrm{R}}$ ) <br> Fall Time ( $\mathrm{t}_{\mathrm{F}}$ ) | $\begin{aligned} & 20 \%-80 \% \\ & 80 \%-20 \% \end{aligned}$ |  | $\begin{aligned} & 1.1 \\ & 1.1 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| POWER SUPPLY VOLTAGE | $\mathrm{V}_{\text {MIN }}$ to $\mathrm{V}_{\text {MAX }}$ | 4.5 |  | 5.5 | Volts |
| POWER SUPPLY CURRENT |  |  | 17 | 26 | mA |
| OPERATING TEMPERATURE RANGE | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## NOTES

${ }^{1}$ Device design is guaranteed for operation over Capture Ranges and Tracking Ranges, however the device has wider capture and tracking ranges (for both $\times 8$ and $\times 16$ synthesis).
Specifications subject to change without notice.

## ABSOLUTE MAXIMUM RATINGS*

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +12 V
Input Voltage (Pin 12 or $\operatorname{Pin} 13$ ) . . . . . . . . . . . . . $\mathrm{V}_{\mathrm{CC}}+0.6 \mathrm{~V}$
Maximum Junction Temperature. . . . . . . . . . . . . . . . . $+165^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering 10 sec ) . . . . . . . . $+300^{\circ} \mathrm{C}$
ESD Rating (Human Body Model) . . . . . . . . . . . . . . . . 1500 V
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Thermal Characteristics:
16 -Pin Narrow Body SOIC Package: $\theta_{\mathrm{JA}}=110^{\circ} \mathrm{C} / \mathrm{W}$.


Figure 1. Symmetry

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD809BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin Narrow Body SOIC | $\mathrm{R}-16 \mathrm{~A}$ |
| AD809BR-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 750 Pieces, $7^{\prime \prime}$ Reel | R-16A |

PIN DESCRIPTIONS

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | PECLINN | Differential 155 MHz Input |
| 2 | PECLIN | Differential 155 MHz Input |
| 3 | $\mathrm{V}_{\mathrm{CC} 2}$ | Digital $\mathrm{V}_{\text {CC }}$ for PECL Outputs |
| 4 | CLKOUTN | Differential 155 MHz Output |
| 5 | CLKOUT | Differential 155 MHz Output |
| 6 | $\mathrm{V}_{\mathrm{CC} 1}$ | Digital $\mathrm{V}_{\mathrm{CC}}$ for Internal Logic |
| 7 | CF1 | Loop Damping Capacitor |
| 8 | CF2 | Loop Damping Capacitor |
| 9 | $\mathrm{AV}_{\text {EE }}$ | Analog $\mathrm{V}_{\mathrm{EE}}$ |
| 10 | TTL/CMOSIN | TTL/CMOS Reference Clock Input |
| 11 | $\mathrm{AV}_{\mathrm{CC} 1}$ | Analog $\mathrm{V}_{\text {CC }}$ for PLL |
| 12 | CLKINN | PECL Differential Reference Clock Input |
| 13 | CLKIN | PECL Differential Reference Clock Input |
| 14 | $\mathrm{AV}_{\mathrm{CC} 2}$ | Analog $\mathrm{V}_{\mathrm{CC}}$ for Input Stage |
| 15 | MUX | Input Signal Mux Control Input |
| 16 | $\mathrm{V}_{\mathrm{EE}}$ | Digital $\mathrm{V}_{\mathrm{EE}}$ |

## PIN CONFIGURATION



Table I.

| MUX Input | Input Selected |
| :--- | :--- |
| TTL "0" | CLKIN/CLKINN |
| TTL " $1 "$ | PECLIN/PECLINN |

Table II. Applying a PECL/ECL or CMOS/TTL Reference Input to the AD809

| Input Reference | AD809 Configuration |
| :--- | :--- |
| PECL/ECL Differential | Apply the valid PECL-level reference <br> frequency to Pins 13 and 12. <br> AD809 frequency synthesizer ignores <br> the input at Pin 10. |
| TTL/CMOS | Apply the reference frequency to <br> Pin 10. <br> Single-Ended <br> Connect Pins 13 and 12 to AV |
| (Pins 9 and 16). The AD809 senses |  |
| the common-mode signal at these pins |  |
| as less than valid PECL and selects the |  |
| TTL/CMOS input as active. |  |

## AD809 Phase Skew

The AD809 output is in phase with the input. The falling edge at Pin 4, CLKOUTN, occurs 700 ps before the rising edge at Pin 10, TTL/CMOSIN at $27^{\circ} \mathrm{C}$. The phase skew remains relatively constant over temperature. Refer to Table III for phase skew data.

Table III. Phase Skew vs. Temperature

| Temperature <br> $\left({ }^{\circ}\right.$ C $)$ | Skew (CLKOUTN, Pin 4, Relative to <br> TTL/CMOSIN, Pin 10 Measured in <br> ps at Package Pins) |
| :--- | :--- |
| -35 | -1000 |
| -20 | -950 |
| 0 | -850 |
| 10 | -750 |
| 30 | -700 |
| 50 | -600 |
| 70 | -450 |
| 80 | -450 |
| 90 | -350 |
| 100 | -250 |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD809 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD809

## DEFINITION OF TERMS

## Maximum, Minimum and Typical Specifications

 Specifications for every parameter are derived from statistical analyses of data taken on multiple devices from multiple wafer lots. Typical specifications are the mean of the distribution of the data for that parameter. If a parameter has a maximum (or a minimum), that value is calculated by adding to (or subtracting from) the mean six times the standard deviation of the distribution. This procedure is intended to tolerate production variations: if the mean shifts by 1.5 standard deviations, the remaining 4.5 standard deviations still provide a failure rate of only 3.4 parts per million. For all tested parameters, the test limits are guardbanded to account for tester variation to thus guarantee that no device is shipped outside of data sheetspecifications.

## Capture and Tracking Range

This is the range of input data rates over which the AD809 will remain in lock.

## Jitter

This is the dynamic displacement of digital signal edges from their long term average positions, measured in degrees rms. Jitter on the input clock causes jitter on the synthesized clock.

## Output Jitter

This is the jitter on the synthesized clock (OUTPUT, $\overline{\text { OUTPUT }}$ ), in degrees rms.

## Jitter Transfer

The AD809 exhibits a low-pass filter response to jitter applied to its input data.

## Bandwidth

This describes the frequency at which the AD809 attenuates sinusoidal input jitter by 3 dB .

## Peaking

This describes the maximum jitter gain of the AD809 in dB .
Damping Factor, $\zeta$
Damping factor, $\zeta$ describes the compensation of the second order PLL. A larger value of $\zeta$ corresponds to more damping and less peaking in the jitter transfer function.

## Duty Cycle Tolerance

The AD809 exhibits a duty cycle tolerance that is measured by applying an input signal (nominal input frequency) with a known duty cycle imbalance and measuring the $\times 8$ or $\times 16$ output frequency.

## Symmetry-Recovered Clock Duty Cycle

Symmetry is calculated as ( $100 \times$ on time)/period, where on time equals the time that the clock signal is greater than the midpoint between its " 0 " level and its " 1 " level.

## Typical Characteristic Curves



Figure 2. Jitter Histogram


Figure 3. Jitter vs. Input Duty Cycle

## USING THE AD809

## Ground Planes

Use of one ground plane for connections to both analog and digital grounds is recommended.

## Power Supply Connections

Use of a $10 \mu \mathrm{~F}$ capacitor between $\mathrm{V}_{\mathrm{CC}}$ and ground is recommended. Care should be taken to isolate the +5 V power trace to $\mathrm{V}_{\mathrm{CC} 2}$ (Pin 3). The $\mathrm{V}_{\mathrm{CC} 2}$ pin is used inside the device to provide the CLKOUT/CLKOUTN signals.

Use of a trace connecting Pin 14 and Pin $6\left(\mathrm{AV}_{\mathrm{CC} 2}\right.$ and $\mathrm{V}_{\mathrm{CC} 1}$ respectively) is recommended. Use of $0.1 \mu \mathrm{~F}$ capacitors between IC power supply and ground is recommended. Power supply decoupling should take place as close to the IC as possible. Refer to the schematic, Figure 5, for advised connections.

## Transmission Lines

Use of $50 \Omega$ transmission lines are recommended for PECL inputs.

## Terminations

Termination resistors should be used for PECL input signals. Metal, thick film, $1 \%$ tolerance resistors are recommended. Termination resistors for the PECL input signals should be placed as close as possible to the PECL input pins.
Connections from the power supply to load resistors for input and output signals should be individual, not daisy chained. This will avoid crosstalk on these signals.

## Loop Damping Capacitor, $\mathbf{C}_{\mathbf{D}}$

A ceramic capacitor may be used for the loop damping capacitor. A 22 nF capacitor provides a damping factor of 10 .


Figure 4. Simplified Schematics


Figure 5. Evaluation Board Schematic


Figure 6. Evaluation Board: Component Side


Figure 7. Evaluation Board: Solder Side

|  | AD |
| :---: | :---: |
| $\sqrt{\circ}$ | $-\quad-$ |





Figure 8. Evaluation Board: INT2

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

