## ASSP

## Single Serial Input <br> PLL Frequency Synthesizer On-chip 1.2 GHz Prescaler MB15E03SL

## DESCRIPTION

The Fujitsu MB15E03SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1.2 GHz prescaler. The 1.2 GHz prescaler has a dual modulus division ratio of $64 / 65$ or 128/129 enabling pulse swallowing operation. The supply voltage range is between 2.4 V and 3.6 V . The MB15E03SL uses the latest BiCMOS process, as a result, the supply current is typically 2.0 mA at 2.7 V . A refined charge pump supplies a well balanced output currents of 1.5 mA or 6 mA . The charge pump current is selectable by serial data.

MB15E03SL is ideally suited for wireless mobile communications, such as GSM.

## ■ FEATURES

- High frequency operation: 1.2 GHz max
- Low power supply voltage: $\mathrm{V} \mathrm{cc}=2.4 \mathrm{~V}$ to 3.6 V
- Ultra Low power supply current: $\mathrm{Icc}=2.0 \mathrm{~mA}$ typ. $\left(\mathrm{Vcc}=\mathrm{Vp}=2.7 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right.$, in locking state)
$\mathrm{Icc}=2.5 \mathrm{~mA}$ typ. $\left(\mathrm{Vcc}=\mathrm{Vp}=3 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right.$, in locking state $)$
- Direct power saving function: Power supply current in power saving mode

$$
\text { Typ. } 0.1 \mu \mathrm{~A}\left(\mathrm{Vcc}=\mathrm{Vp}=3 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\right) \text {, Max. } 10 \mu \mathrm{~A}(\mathrm{Vcc}=\mathrm{Vp}=3 \mathrm{~V})
$$

- Dual modulus prescaler: $64 / 65$ or $128 / 129$
- Serial input 14-bit programmable reference divider: $\mathrm{R}=3$ to 16,383
- Serial input programmable divider consisting of:
- Binary 7-bit swallow counter: 0 to 127
- Binary 11-bit programmable counter: 3 to 2,047
- Selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$
- Pin compatible with MB15E03, MB15E03L


## PACKAGES

16-pin plastic SSOP
(FPT-16P-M05)
(LCC-16P-M06)

## MB15E03SL

## PIN ASSIGNMENTS



## MB15E03SL

## PIN DESCRIPTION

| Pin No. |  | Pin Name | I/O | Descriptions |
| :---: | :---: | :---: | :---: | :---: |
| SSOP-16 | BCC-16 |  |  |  |
| 1 | 16 | OSCIn | 1 | Programmable reference divider input. Oscillator input connection to a TCXO. |
| 2 | 1 | OSCout | 0 | Oscillator output. |
| 3 | 2 | $V_{P}$ | - | Power supply voltage input for the charge pump. |
| 4 | 3 | Vcc | - | Power supply voltage input. |
| 5 | 4 | Do | 0 | Charge pump output. <br> Phase of the charge pump can be selected via programming of the FC bit. |
| 6 | 5 | GND | - | Ground. |
| 7 | 6 | Xfin | 1 | Prescaler complementary input which should be grounded via a capacitor. |
| 8 | 7 | fin | 1 | Prescaler input. <br> Connection to an external VCO should be done via AC coupling. |
| 9 | 8 | Clock | 1 | Clock input for the 19-bit shift register. <br> Data is shifted into the shift register on the rising edge of the clock. <br> (Open is prohibited.) |
| 10 | 9 | Data | 1 | Serial data input using binary code. <br> The last bit of the data is a control bit. (Open is prohibited.) |
| 11 | 10 | LE | I | Load enable signal input. (Open is prohibited.) When LE is set high, the data in the shift register is transferred to a latch according to the control bit in the serial data. |
| 12 | 11 | PS | 1 | Power saving mode control. This pin must be set at "L" at Power-ON. (Open is prohibited.) <br> PS = "H"; Normal mode <br> PS = "L"; Power saving mode |
| 13 | 12 | ZC | 1 | Forced high-impedance control for the charge pump (with internal pull up resistor.) <br> ZC = "H"; Normal Do output. <br> ZC = "L"; Do becomes high impedance. |
| 14 | 13 | LD/fout | 0 | Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected via programming of the LDS bit. <br> LDS = "H"; outputs fout (fr/fp monitoring output) <br> LDS = "L"; outputs LD ("H" at locking, "L" at unlocking.) |
| 15 | 14 | фP | 0 | Phase comparator N-channel open drain output for an external charge pump. Phase can be selected via programming of the FC bit. |
| 16 | 15 | ¢R | 0 | Phase comparator CMOS output for an external charge pump. Phase can be selected via programming of the FC bit. |

## MB15E03SL

## BLOCK DIAGRAM



[^0]
## MB15E03SL

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating |  | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | - | -0.5 | 4.0 | V |  |
|  | $V_{P}$ | - | Vcc | 6.0 | V |  |
| Input voltage | V | - | -0.5 | $\mathrm{Vcc}+0.5$ | V |  |
| Output voltage | Vo | Except Do | GND | Vcc | V |  |
|  | Vo | Do | GND | $\mathrm{V}_{\mathrm{P}}$ | V |  |
| Storage temperature | Tstg | - | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit | Remark |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Power supply voltage | $\mathrm{V}_{\mathrm{cc}}$ | 2.4 | 3.0 | 3.6 | V |  |
|  | $\mathrm{~V}_{\mathrm{P}}$ | V cc | - | 5.5 | V |  |
| Input voltage | $\mathrm{V}_{\mathrm{l}}$ | GND | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| Operating temperature | Ta | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

- ELECTRICAL CHARACTERISTICS

| Parameter |  | Symbol | $\left(\mathrm{V} \mathrm{cc}=2.4\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Condition |  | Value |  |  | Unit |
|  |  | Min. | Typ. | Max. |  |
| Power supply current ${ }^{* 1}$ |  |  |  | Icc | $\begin{aligned} & V_{c \mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=2 \\ & \left(\mathrm{~V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=\right. \end{aligned}$ |  | - | $\begin{gathered} \hline 2.0 \\ (2.5) \end{gathered}$ | - | mA |
| Power saving current |  | Ips | ZC = "H" or |  | - | $0.1{ }^{2}$ | 10 | $\mu \mathrm{A}$ |
| Operating frequency | fin | fin |  | - | 100 | - | 1200 | MHz |
|  | OSCIn | fosc |  | - | 3 | - | 40 | MHz |
| Input sensitivity | $\mathrm{fin}^{*}{ }^{\text {a }}$ | Pfin | $50 \Omega$ system (Refer to the circuit.) | easurment | -15 | - | +2 | dBm |
|  | OSCIn ${ }^{\text {3 }}$ | Vosc |  | - | 0.5 | - | Vcc | Vp-p |
| "H" level input voltage | Data, Clock, LE, PS, ZC | VIH |  | - | V cc $\times 0.7$ | - | - | V |
| "L" level input voltage |  | VIL |  | - | - | - | V $\mathrm{cc} \times 0.3$ |  |
| "H" level input current | Data, Clock, LE, PS | $11 \stackrel{H}{4}^{4}$ |  | - | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| "L" level input current |  | $1 L^{*}{ }^{4}$ |  | - | -1.0 | - | +1.0 |  |
| "H" level input current | OSCIn | Ін |  | - | 0 | - | +100 | $\mu \mathrm{A}$ |
| "L" level input current |  | $11{ }^{\text {4 }}$ |  | - | -100 | - | 0 |  |
| "H" level input current | ZC | $11 \mathbf{H}^{4}$ |  | - | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| "L" level input current |  | 11.4 | Pull up input |  | -100 | - | 0 |  |
| "L" level output voltage | 中P | Vol | Open drain |  | - | - | 0.4 | V |
| "H" level output voltage | $\phi R$, LD/fout | Vон | $\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=3$ | Іон $=-1 \mathrm{~mA}$ | Vcc-0.4 | - | - | V |
| "L" level output voltage |  | VoL | $\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=3$ | $\mathrm{loL}=1 \mathrm{~mA}$ | - | - | 0.4 |  |
| "H" level output voltage | Do | Vooh | $\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=3$ | $\mathrm{loor}=-0.5 \mathrm{~mA}$ | $V_{P}-0.4$ | - | - | V |
| "L" level output voltage |  | Vool | $\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=3$ | $\mathrm{looL}=0.5 \mathrm{~mA}$ | - | - | 0.4 |  |
| High impedance cutoff current | Do | loff | $\begin{aligned} & V_{\text {CC }}=V_{P}=3 \\ & V_{\text {off }}=0.5 \mathrm{~V} \end{aligned}$ | $V_{P}-0.5 \mathrm{~V}$ | - | - | 2.5 | nA |
| "L" level output current | фP | lo | Open drain |  | 1.0 | - | - | mA |
| "H" level output current | $\phi \mathrm{R}$, | Іон |  | - | - | - | -1.0 | mA |
| "L" level output current | LD/fout | loL |  | - | 1.0 | - | - |  |
| "H" level output current | Do | Ioor ${ }^{4}$ | $\begin{aligned} & V_{c c}=3 \mathrm{~V}, \\ & V_{P}=3 \mathrm{~V}, \\ & V_{D o}=V_{P} / 2 \\ & \mathrm{Ta}=+25^{\circ} \mathrm{C} \end{aligned}$ | CS bit = "H" | - | -6.0 | - | mA |
|  |  |  |  | CS bit = "L" | - | -1.5 | - |  |
| "L" level output current |  | Iool |  | CS bit = "H" | - | 6.0 | - |  |
|  |  |  |  | CS bit = "L" | - | 1.5 | - |  |
| Charge pump current rate | looillooh | ldomт ${ }^{\text {a }}$ | $V_{D D}=V_{P} / 2$ |  | - | 3 | - | \% |
|  | vs Voo | loovo ${ }^{\text {6 }}$ | $0.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DO}} \leq \mathrm{V}_{\mathrm{P}}-0.5 \mathrm{~V}$ |  | - | 10 | - | \% |
|  | vs Ta | Idota ${ }^{4}$ | $-40^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+85^{\circ} \mathrm{C}$ |  | - | 10 | - | \% |

(Continued)

## MB15E03SL

## (Continued)

*1: Conditions; fin $=1200 \mathrm{MHz}$, fosc $=12 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$, in locking state.
${ }^{* 2}$ : $\quad \mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=3.0 \mathrm{~V}$, fosc $=12.8 \mathrm{MHz}, \mathrm{Ta}=+25^{\circ} \mathrm{C}$, in power saving mode
*3: AC coupling. 1000 pF capacitor is connected under the condition of min. operating frequency.
*4: The symbol " - " (minus) means direction of current flow.
${ }^{*} 5: \quad \mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{P}}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\left(| | l_{3}\left|-\left|\mathrm{l}_{4}\right|\right) /\left[\left(\left|\mathrm{I}_{3}\right|+\left|\left|\mathrm{I}_{4}\right|\right) / 2\right] \times 100(\%)\right.\right.$
*6: $\quad \mathrm{V}_{\mathrm{ccc}}=\mathrm{V}_{\mathrm{P}}=3.0 \mathrm{~V}, \mathrm{Ta}=+25^{\circ} \mathrm{C}\left[\left(| | l|l|_{2}\left|-\left|\left.\right|_{1}\right|\right) / 2\right] /\left[\left(\left|\left.\right|_{1}\right|+\left|\left.\right|_{2}\right|\right) / 2\right] \times 100(\%)\right.$ (Applied to each Iool, Iooh)
 lool, looh)


Charge Pump Output Voltage (V)

## MB15E03SL

## FUNCTIONAL DESCRIPTION

## 1. Pulse Swallow Function

The divide ratio can be calculated using the following equation:

```
fvco = [(M ×N) + A ] > fosc % R (A < N)
    fvco : Output frequency of external voltage controlled oscillator (VCO)
    N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
    A : Preset divide ratio of binary 7-bit swallow counter (0\leqA\leq127)
    fosc : Output frequency of the reference frequency oscillator
    R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)
    M : Preset divide ratio of the dual modulus prescaler (64 or 128)
```


## 2. Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.
Binary serial data is entered through the Data pin.
One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE pin is taken high, stored data is latched according to the control bit data as follows:

Table 1. Control Bit

| Control Bit (CNT) | Destination of Serial Data |
| :---: | :--- |
| H | For the programmable reference divider |
| L | For the programmable divider |

(1) Shift Register Configuration

| Programmable Reference Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  |  | Data Flow $\longrightarrow$ |  |  |  |  |  |  |  |  | $\begin{gathered} \text { MSB } \\ \downarrow \end{gathered}$ |  |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| CNT | R1 | R2 | R3 | R4 | R5 | R6 | R7 | R8 | R9 | R10 | R11 | R12 | R13 | R14 | SW | FC | LDS | CS |
| CNT <br> R1 to R14 <br> SW <br> FC <br> LDS <br> CS |  |  | Control bit |  |  |  |  |  |  |  |  |  |  |  |  | [Table 1] |  |  |
|  |  |  | : Divide ratio setting bit for the programmable reference counter (3 to 16,383) |  |  |  |  |  |  |  |  |  |  |  |  | [Table 2] |  |  |
|  |  |  | : Divide ratio setting bit for the prescaler (64/65 or 128/129) <br> : Phase control bit for the phase comparator |  |  |  |  |  |  |  |  |  |  |  |  | [Table 5] <br> [Table 8] |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | LD/fout signal select bit |  |  |  |  |  |  |  |  |  |  |  |  | [Table 7] |  |  |
|  |  |  | : Charge pump current select bit |  |  |  |  |  |  |  |  |  |  |  |  |  | le 6] |  |
| Note: Start data input with MSB first. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Programmable Counter |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { LSB } \\ \downarrow \end{gathered}$ |  |  |  |  |  |  |  | Dat | Flow | - |  |  |  |  |  |  |  | MSB |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| CNT | A1 | A2 | A3 | A4 | A5 | A6 | A7 | N1 | N2 | N3 | N4 | N5 | N6 | N7 | N8 | N9 | N10 | N11 |

CNT
: Control bit
N1 to N11: Divide ratio setting bits for the programmable counter (3 to 2,047)
A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)
Note: Start data input with MSB first.

Table 2. Binary 14-bit Programmable Reference Counter Data Setting

| Divide ratio <br> $(\mathbf{R})$ | $\mathbf{R 1 4}$ | $\mathbf{R 1 3}$ | $\mathbf{R 1 2}$ | $\mathbf{R 1 1}$ | $\mathbf{R 1 0}$ | $\mathbf{R 9}$ | $\mathbf{R 8}$ | $\mathbf{R 7}$ | $\mathbf{R 6}$ | $\mathbf{R 5}$ | $\mathbf{R 4}$ | $\mathbf{R 3}$ | $\mathbf{R 2}$ | $\mathbf{R 1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 16383 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: Divide ratio less than 3 is prohibited.
Table 3. Binary 11-bit Programmable Counter Data Setting

| Divide ratio <br> (N) | N11 | N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 2047 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note: Divide ratio less than 3 is prohibited.

Table 4. Binary 7-bit Swallow Counter Data Setting

| Divide ratio <br> (A) | A7 | A6 | A5 | A4 | A3 | A2 | A1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ | $\cdot$ |
| 127 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 5. Prescaler Data Setting

| SW | Prescaler Divide Ratio |
| :---: | :---: |
| H | $64 / 65$ |
| L | $128 / 129$ |

Table 6. Charge Pump Current Setting

| CS | Current Value |
| :---: | :---: |
| H | $\pm 6.0 \mathrm{~mA}$ |
| L | $\pm 1.5 \mathrm{~mA}$ |

Table 7. LD/fout Output Select Data Setting

| LDS | LD/fout Output Signal |
| :---: | :--- |
| H | fout signal |
| L | LD signal |

## (2) Relation between the FC Input and Phase Characteristics

The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (Do) and the phase comparator output ( $\phi \mathrm{R}, \phi \mathrm{P}$ ) are reversed according to the FC bit. Also, the monitor pin (fout) output is controlled by the FC bit. The relationship between the FC bit and each of $D_{0}, \phi R$, and $\phi P$ is shown below.

Table 8. FC Bit Data Setting (LDS = "H")

|  | FC = High |  |  |  | FC = Low |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Do | ¢R | ¢P | LD/fout | Do | ¢R | $\phi P$ | LD/fout |
| $\mathrm{fr}>\mathrm{fp}$ | H | L | L | fout $=\mathrm{fr}$ | L | H | Z* | fout $=\mathrm{fp}$ |
| $\mathrm{fr}<\mathrm{fp}$ | L | H | $\mathrm{Z}^{*}$ |  | H | L | L |  |
| $\mathrm{fr}=\mathrm{fp}$ | Z* | L | Z* |  | Z* | L | Z* |  |

*: High impedance

## MB15E03SL

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.

- When the LPF and VCO characteristics are similar to (1), set FC bit high.
-When the VCO characteristics are similar to (2), set FC bit low.



LPF Output Voltage $\longrightarrow$

## 3. Do Output Control

Table 9. ZC Pin Setting

| ZC pin | Do output |
| :---: | :--- |
| $H$ | Normal output |
| L | High impedance |

## 4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 10. PS Pin Setting

| PS pin | Status |
| :---: | :--- |
| $H$ | Normal mode |
| L | Power saving mode |

The intermittent mode control circuit reduces the PLL power consumption.
By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.
The phase detector output, Do, becomes high impedance.
For the signal PLL, the lock detector, LD, remains high, indicating a locked condition.
Setting the PS pin high, releases the power saving mode, and the device works normally.
The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time. To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Notes: •When power (Vcc) is first applied, the device must be in standby mode, PS = Low, for at least $1 \mu \mathrm{~s}$. -PS pin must be set "L" for Power-ON.

(1) $P S=L$ (power saving mode) at Power ON
(2) Set serial data $1 \mu$ s later after power supply remains stable ( $\mathrm{Vcc} \geq 2.2 \mathrm{~V}$ ).
(3) Release power saving mode (PS: "L" $\rightarrow$ " H ") 100 ns later after setting serial data.

## MB15E03SL

## SERIAL DATA INPUT TIMING



On the rising edge of the clock, one bit of data is transferred into the shift register.

| Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| t 1 | 20 | - | - | ns |
| t 2 | 20 | - | - | ns |
| t 3 | 30 | - | - | ns |
| t 4 | 30 | - | - | ns |


| Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| t 5 | 100 | - | - | ns |
| t 6 | 20 | - | - | ns |
| t 7 | 100 | - | - | ns |

Note: LE should be "L" when the data is transferred into the shift register.

## MB15E03SL

## PHASE COMPARATOR OUTPUT WAVEFORM


[ $\mathrm{FC}=$ " $\mathrm{H}^{\prime}$ "

$[F C=" L "]$


Notes: Phase error detection range: $-2 \pi$ to $+2 \pi$

- Pulses on Do output signal during locked state are output to prevent dead zone.
- LD output becomes low when phase is twu or more. LD output becomes high when phase error is twl or less and continues to be so for three cycles or more.
- twu and twl depend on OSCin input frequency.
$t w u \geq 2 / f o s c$ (s) (e. g. twu $\geq 156.3 \mathrm{~ns}$, fosc $=12.8 \mathrm{MHz}$ ) $\mathrm{twu} \leq 4 / \mathrm{fosc}$ (s) (e. g. twl $\leq 312.5 \mathrm{~ns}$, fosc $=12.8 \mathrm{MHz}$ )
- LD becomes high during the power saving mode ( $P S=$ " L ").


## MB15E03SL

## MEASURMENT CIRCUIT (for Measuring Input Sensitivity fin/OSCin)



## MB15E03SL

## TYPICAL CHARACTERISTICS

1. fin input sensitivity

2. $O S C_{I N}$ input sensitivity


## MB15E03SL

## 3. Do output current

1.5 mA mode

6.0 mA mode


Charge pump output voltage Voo (V)

## MB15E03SL

4. fin input impedance

5. OSCin input impedance


## MB15E03SL

## REFERENCE INFORMATION


$\mathrm{fvco}=810.425 \mathrm{MHz}$
$\mathrm{Kv}=17 \mathrm{MHz} / \mathrm{V}$
$\mathrm{fr}=25 \mathrm{kHz}$
fosc $=14.4 \mathrm{MHz}$
exp current: 6.0 mA

- LPF

(Continued)


## MB15E03SL

- PLL Reference Leakage

- PLL Phase Noise

(Continued)


## MB15E03SL

(Continued)


## MB15E03SL

## APPLICATION EXAMPLE



VP: $\quad 5.5 \mathrm{~V}$ Max

Notes:• SSOP-16

- In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation. It is recommended to consult with a supplier of the crystal resonator. (Reference oscillator circuit provides its own bias, feedback resistor is $100 \mathrm{k} \Omega$ (typ).)


## MB15E03SL

## USAGE PRECAUTIONS

To protect against damage by electrostatic discharge, note the following handling precautions:
-Store and transport devices in conductive containers.
-Use properly grounded workstations, tools, and equipment.
-Turn off power before inserting device into or removing device from a socket.
-Protect leads with a conductive sheet when transporting a board-mounted device.

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB15E03SLPFV1 | 16-pin, Plastic SSOP <br> (FPT-16P-M05) |  |
| MB15E03SLPV1 | 16-pad, Plastic BCC <br> (LCC-16P-M06) |  |

## MB15E03SL

## PACKAGE DIMENSIONS

16-pin, Plastic SSOP
(FPT-16P-M05)
Note 1) *: These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness.


## MB15E03SL

(Continued)

## 16-pad, Plastic BCC

(LCC-16P-M06)


© 1999 FUJTSU LIMITED C160077-IC-1


Dimensions in mm (inches)

## FUJITSU LIMITED

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


[^0]:    O: SSOP
    ( ): BCC

