

ASSP

Single Serial Input PLL Frequency Synthesizer On-chip 1.2 GHz Prescaler

MB15E03SL

■ DESCRIPTION

The Fujitsu MB15E03SL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1.2 GHz prescaler. The 1.2 GHz prescaler has a dual modulus division ratio of 64/65 or 128/129 enabling pulse swallowing operation. The supply voltage range is between 2.4 V and 3.6 V. The MB15E03SL uses the latest BiCMOS process, as a result, the supply current is typically 2.0 mA at 2.7 V. A refined charge pump supplies a well balanced output currents of 1.5 mA or 6 mA. The charge pump current is selectable by serial data.


MB15E03SL is ideally suited for wireless mobile communications, such as GSM.

■ FEATURES

- High frequency operation: 1.2 GHz max
- Low power supply voltage: $V_{CC} = 2.4 \text{ V to } 3.6 \text{ V}$
- Ultra Low power supply current: $I_{CC} = 2.0 \text{ mA typ. (} V_{CC} = V_p = 2.7 \text{ V, } T_a = +25^\circ\text{C, in locking state)}$
 $I_{CC} = 2.5 \text{ mA typ. (} V_{CC} = V_p = 3 \text{ V, } T_a = +25^\circ\text{C, in locking state)}$
- Direct power saving function: Power supply current in power saving mode
Typ. $0.1 \mu\text{A (} V_{CC} = V_p = 3 \text{ V, } T_a = +25^\circ\text{C)}$, Max. $10 \mu\text{A (} V_{CC} = V_p = 3 \text{ V)}$
- Dual modulus prescaler: 64/65 or 128/129
- Serial input 14-bit programmable reference divider: $R = 3 \text{ to } 16,383$
- Serial input programmable divider consisting of:
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 3 to 2,047
- Selectable charge pump current
- On-chip phase control for phase comparator
- Operating temperature: $T_a = -40 \text{ to } +85^\circ\text{C}$
- Pin compatible with MB15E03, MB15E03L


■ PACKAGES

16-pin plastic SSOP



(FPT-16P-M05)


16-pad plastic BCC



(LCC-16P-M06)

MB15E03SL

■ PIN ASSIGNMENTS




■ PIN DESCRIPTION

Pin No.		Pin Name	I/O	Descriptions
SSOP-16	BCC-16			
1	16	OSC _{IN}	I	Programmable reference divider input. Oscillator input connection to a TCXO.
2	1	OSC _{OUT}	O	Oscillator output.
3	2	V _P	—	Power supply voltage input for the charge pump.
4	3	V _{CC}	—	Power supply voltage input.
5	4	D _o	O	Charge pump output. Phase of the charge pump can be selected via programming of the FC bit.
6	5	GND	—	Ground.
7	6	Xfin	I	Prescaler complementary input which should be grounded via a capacitor.
8	7	fin	I	Prescaler input. Connection to an external VCO should be done via AC coupling.
9	8	Clock	I	Clock input for the 19-bit shift register. Data is shifted into the shift register on the rising edge of the clock. (Open is prohibited.)
10	9	Data	I	Serial data input using binary code. The last bit of the data is a control bit. (Open is prohibited.)
11	10	LE	I	Load enable signal input. (Open is prohibited.) When LE is set high, the data in the shift register is transferred to a latch according to the control bit in the serial data.
12	11	PS	I	Power saving mode control. This pin must be set at "L" at Power-ON. (Open is prohibited.) PS = "H"; Normal mode PS = "L"; Power saving mode
13	12	ZC	I	Forced high-impedance control for the charge pump (with internal pull up resistor.) ZC = "H"; Normal D _o output. ZC = "L"; D _o becomes high impedance.
14	13	LD/fout	O	Lock detect signal output (LD)/phase comparator monitoring output (fout). The output signal is selected via programming of the LDS bit. LDS = "H"; outputs fout (fr/fp monitoring output) LDS = "L"; outputs LD ("H" at locking, "L" at unlocking.)
15	14	φP	O	Phase comparator N-channel open drain output for an external charge pump. Phase can be selected via programming of the FC bit.
16	15	φR	O	Phase comparator CMOS output for an external charge pump. Phase can be selected via programming of the FC bit.

MB15E03SL

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating		Unit	Remark
			Min.	Max.		
Power supply voltage	V_{CC}	—	-0.5	4.0	V	
	V_P	—	V_{CC}	6.0	V	
Input voltage	V_I	—	-0.5	$V_{CC} + 0.5$	V	
Output voltage	V_O	Except Do	GND	V_{CC}	V	
	V_O	Do	GND	V_P	V	
Storage temperature	T_{stg}	—	-55	+125	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit	Remark
		Min.	Typ.	Max.		
Power supply voltage	V_{CC}	2.4	3.0	3.6	V	
	V_P	V_{CC}	—	5.5	V	
Input voltage	V_I	GND	—	V_{CC}	V	
Operating temperature	T_a	-40	—	+85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

MB15E03SL

■ ELECTRICAL CHARACTERISTICS


($V_{CC} = 2.4$ to 3.6 V, $T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Value			Unit	
			Min.	Typ.	Max.		
Power supply current*1	I_{CC}	$V_{CC} = V_P = 2.7$ V ($V_{CC} = V_P = 3.0$ V)	—	2.0 (2.5)	—	mA	
Power saving current	I_{PS}	ZC = "H" or open	—	0.1^{*2}	10	μA	
Operating frequency	f_{in}	—	100	—	1200	MHz	
	OSC_{IN}	—	3	—	40	MHz	
Input sensitivity	f_{in}^{*3}	Pfin 50 Ω system (Refer to the Measurement circuit.)	-15	—	+2	dBm	
	OSC_{IN}^{*3}	V_{OSC}	0.5	—	V_{CC}	Vp-p	
"H" level input voltage	Data, Clock, LE, PS, ZC	V_{IH}	—	$V_{CC} \times 0.7$	—	V	
"L" level input voltage		V_{IL}	—	—	$V_{CC} \times 0.3$		
"H" level input current	Data, Clock, LE, PS	I_{IH}^{*4}	—	-1.0	+1.0	μA	
"L" level input current		I_{IL}^{*4}	—	-1.0	+1.0		
"H" level input current	OSC_{IN}	I_{IH}^{*4}	—	0	+100	μA	
"L" level input current		I_{IL}^{*4}	—	-100	0		
"H" level input current	ZC	I_{IH}^{*4}	—	-1.0	+1.0	μA	
"L" level input current		I_{IL}^{*4}	Pull up input	-100	0		
"L" level output voltage	ϕP	V_{OL}	Open drain output	—	0.4	V	
"H" level output voltage	$\phi R, LD/fout$	V_{OH}	$V_{CC} = V_P = 3$ V, $I_{OH} = -1$ mA	$V_{CC} - 0.4$	—	V	
"L" level output voltage		V_{OL}	$V_{CC} = V_P = 3$ V, $I_{OL} = 1$ mA	—	0.4		
"H" level output voltage	Do	V_{DOH}	$V_{CC} = V_P = 3$ V, $I_{DOH} = -0.5$ mA	$V_P - 0.4$	—	V	
"L" level output voltage		V_{DOL}	$V_{CC} = V_P = 3$ V, $I_{DOL} = 0.5$ mA	—	0.4		
High impedance cutoff current	Do	I_{OFF}	$V_{CC} = V_P = 3$ V, $V_{OFF} = 0.5$ V to $V_P - 0.5$ V	—	2.5	nA	
"L" level output current	ϕP	I_{OL}	Open drain output	1.0	—	mA	
"H" level output current	$\phi R, LD/fout$	I_{OH}	—	—	-1.0	mA	
"L" level output current		I_{OL}	—	1.0	—		
"H" level output current	Do	I_{DOH}^{*4}	$V_{CC} = 3$ V, $V_P = 3$ V, $V_{DO} = V_P/2$ $T_a = +25^\circ\text{C}$	CS bit = "H"	—	-6.0	mA
"L" level output current				I_{DOL}	CS bit = "L"	—	
		CS bit = "H"			—	6.0	
				CS bit = "L"	—	1.5	
Charge pump current rate	I_{DOL}/I_{DOH}	I_{DOMT}^{*5}	$V_{DD} = V_P/2$	—	3	—	%
	vs V_{DO}	I_{DOVD}^{*6}	0.5 V $\leq V_{DO} \leq V_P - 0.5$ V	—	10	—	%
	vs T_a	I_{DOTA}^{*7}	$-40^\circ\text{C} \leq T_a \leq +85^\circ\text{C}$	—	10	—	%

(Continued)

(Continued)

- *1: Conditions; $f_{in} = 1200 \text{ MHz}$, $f_{osc} = 12 \text{ MHz}$, $T_a = +25^\circ\text{C}$, in locking state.
- *2: $V_{CC} = V_P = 3.0 \text{ V}$, $f_{osc} = 12.8 \text{ MHz}$, $T_a = +25^\circ\text{C}$, in power saving mode
- *3: AC coupling. 1000 pF capacitor is connected under the condition of min. operating frequency.
- *4: The symbol “-” (minus) means direction of current flow.
- *5: $V_{CC} = V_P = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ $(|I_3| - |I_4|) / [(|I_3| + |I_4|) / 2] \times 100(\%)$
- *6: $V_{CC} = V_P = 3.0 \text{ V}$, $T_a = +25^\circ\text{C}$ $[(|I_2| - |I_1|) / 2] / [(|I_1| + |I_2|) / 2] \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})
- *7: $V_{CC} = V_P = 3.0 \text{ V}$, $V_{DO} = V_P/2$ $(|I_{DO(+85^\circ\text{C})} - I_{DO(-40^\circ\text{C})}| / 2) / (|I_{DO(+85^\circ\text{C})} + I_{DO(-40^\circ\text{C})}| / 2) \times 100(\%)$ (Applied to each I_{DOL} , I_{DOH})



MB15E03SL

■ FUNCTIONAL DESCRIPTION

1. Pulse Swallow Function

The divide ratio can be calculated using the following equation:

$$f_{VCO} = [(M \times N) + A] \times f_{osc} \div R \quad (A < N)$$

- f_{VCO} : Output frequency of external voltage controlled oscillator (VCO)
- N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A : Preset divide ratio of binary 7-bit swallow counter ($0 \leq A \leq 127$)
- f_{osc} : Output frequency of the reference frequency oscillator
- R : Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)
- M : Preset divide ratio of the dual modulus prescaler (64 or 128)

2. Serial Data Input

Serial data is processed using the Data, Clock, and LE pins. Serial data controls the programmable reference divider and the programmable divider separately.


Binary serial data is entered through the Data pin.

One bit of data is shifted into the shift register on the rising edge of the Clock. When the LE pin is taken high, stored data is latched according to the control bit data as follows:

Table 1. Control Bit

Control Bit (CNT)	Destination of Serial Data
H	For the programmable reference divider
L	For the programmable divider

(1) Shift Register Configuration






Table 2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
.
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

Table 3. Binary 11-bit Programmable Counter Data Setting

Divide ratio (N)	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
.
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

Table 4. Binary 7-bit Swallow Counter Data Setting

Divide ratio (A)	A7	A6	A5	A4	A3	A2	A1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
.
127	1	1	1	1	1	1	1

Table 5. Prescaler Data Setting

SW	Prescaler Divide Ratio
H	64/65
L	128/129

Table 6. Charge Pump Current Setting

CS	Current Value
H	± 6.0 mA
L	± 1.5 mA

Table 7. LD/fout Output Select Data Setting

LDS	LD/f _{OUT} Output Signal
H	fout signal
L	LD signal

(2) Relation between the FC Input and Phase Characteristics


The FC bit changes the phase characteristics of the phase comparator. Both the internal charge pump output level (D_o) and the phase comparator output (ϕ R, ϕ P) are reversed according to the FC bit. Also, the monitor pin (fout) output is controlled by the FC bit. The relationship between the FC bit and each of D_o, ϕ R, and ϕ P is shown below.

Table 8. FC Bit Data Setting (LDS = "H")

	FC = High				FC = Low			
	D _o	ϕ R	ϕ P	LD/fout	D _o	ϕ R	ϕ P	LD/fout
fr > fp	H	L	L	fout = fr	L	H	Z*	fout = fp
fr < fp	L	H	Z*		H	L	L	
fr = fp	Z*	L	Z*		Z*	L	Z*	

* : High impedance

When designing a synthesizer, the FC pin setting depends on the VCO and LPF characteristics.



3. Do Output Control

Table 9. ZC Pin Setting

ZC pin	Do output
H	Normal output
L	High impedance

MB15E03SL

4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 10. PS Pin Setting

PS pin	Status
H	Normal mode
L	Power saving mode

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.


For the signal PLL, the lock detector, LD, remains high, indicating a locked condition.

Setting the PS pin high, releases the power saving mode, and the device works normally.


The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (f_p) and the reference frequency (f_r) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.

To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

- When power (V_{CC}) is first applied, the device must be in standby mode, PS = Low, for at least 1 μ s.
- PS pin must be set "L" for Power-ON.



■ SERIAL DATA INPUT TIMING




On the rising edge of the clock, one bit of data is transferred into the shift register.

Parameter	Min.	Typ.	Max.	Unit
t_1	20	—	—	ns
t_2	20	—	—	ns
t_3	30	—	—	ns
t_4	30	—	—	ns


Parameter	Min.	Typ.	Max.	Unit
t_5	100	—	—	ns
t_6	20	—	—	ns
t_7	100	—	—	ns

Note: LE should be "L" when the data is transferred into the shift register.


■ PHASE COMPARATOR OUTPUT WAVEFORM



[FC = "H"]




[FC = "L"]



- Notes:
- Phase error detection range: -2π to $+2\pi$
 - Pulses on Do output signal during locked state are output to prevent dead zone.
 - LD output becomes low when phase is t_{wU} or more. LD output becomes high when phase error is t_{wL} or less and continues to be so for three cycles or more.
 - t_{wU} and t_{wL} depend on OSC_{IN} input frequency.
 $t_{wU} \geq 2/f_{osc}$ (s) (e. g. $t_{wU} \geq 156.3$ ns, $f_{osc} = 12.8$ MHz)
 $t_{wL} \leq 4/f_{osc}$ (s) (e. g. $t_{wL} \leq 312.5$ ns, $f_{osc} = 12.8$ MHz)
 - LD becomes high during the power saving mode (PS = "L").


MEASUREMENT CIRCUIT (for Measuring Input Sensitivity f_{in}/OSC_{IN})




MB15E03SL

TYPICAL CHARACTERISTICS

1. fin input sensitivity




2. OSC_{IN} input sensitivity




3. Do output current

1.5 mA mode




6.0 mA mode




MB15E03SL


4. fin input impedance



5. OSC_{IN} input impedance




■ REFERENCE INFORMATION




(Continued)

- PLL Reference Leakage



- PLL Phase Noise




(Continued)

(Continued)




PLL Lock Up Time

810.425 MHz \rightarrow 826.425 \pm 1 kHz
Lch \rightarrow Hch 1.40 ms




PLL Lock Up Time

826.425 MHz \rightarrow 810.425 \pm 1 kHz
Hch \rightarrow Lch 1.52 ms



MB15E03SL

APPLICATION EXAMPLE



VP: 5.5 V Max

Notes: • SSOP-16

- In case of using a crystal resonator, it is necessary to optimize matching between the crystal and this LSI, and perform detailed system evaluation. It is recommended to consult with a supplier of the crystal resonator. (Reference oscillator circuit provides its own bias, feedback resistor is 100 kΩ (typ).)

■ USAGE PRECAUTIONS

To protect against damage by electrostatic discharge, note the following handling precautions:

- Store and transport devices in conductive containers.
- Use properly grounded workstations, tools, and equipment.
- Turn off power before inserting device into or removing device from a socket.
- Protect leads with a conductive sheet when transporting a board-mounted device.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB15E03SLPFV1	16-pin, Plastic SSOP (FPT-16P-M05)	
MB15E03SLPV1	16-pad, Plastic BCC (LCC-16P-M06)	


MB15E03SL

■ PACKAGE DIMENSIONS

16-pin, Plastic SSOP
(FPT-16P-M05)

Note 1) * : These dimensions do not include resin protrusion.

Note 2) Pins width and pins thickness include plating thickness.




© 1999 FUJITSU LIMITED F16013S-3C-5

Dimensions in mm (inches)

(Continued)

(Continued)

16-pad, Plastic BCC (LCC-16P-M06)



© 1999 FUJITSU LIMITED C16017S-1C-1

Dimensions in mm (inches)

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0002

© FUJITSU LIMITED Printed in Japan