

# Low Skew Clock Buffer

#### **Features**

- All outputs skew <100 ps typical (250 max.)
- 15- to 80-MHz output operation
- Zero input to output delay
- 50% duty-cycle outputs
- Outputs drive 50 $\Omega$  terminated lines
- · Low operating current
- 24-pin SOIC package
- Jitter: <200 ps peak to peak, <25 ps RMS
- Compatible with Pentium<sup>™</sup>-based processors

# **Functional Description**

The CY7B9910 and CY7B9920 Low Skew Clock Buffers offer low-skew system clock distribution. These multiple-output clock drivers optimize the timing of high-performance computer systems. Eight individual drivers can each drive terminated transmission lines with impedances as low as  $50\Omega$  while delivering minimal and specified output skews and full-swing logic levels (CY7B9910 TTL or CY7B9920 CMOS).

The completely integrated PLL allows "zero delay" capability. External divide capability, combined with the internal PLL, allows distribution of a low-frequency clock that can be multiplied by virtually any factor at the clock destination. This facility minimizes clock distribution difficulty while allowing maximum system clock speed and flexibility.

#### **Block Diagram Description**

#### **Phase Frequency Detector and Filter**

These two blocks accept inputs from the reference frequency (REF) input and the feedback (FB) input and generate correction information to control the frequency of the Voltage-Controlled Oscillator (VCO). These blocks, along with the VCO, form a Phase-Locked Loop (PLL) that tracks the incoming REF signal.


#### **VCO**

The VCO accepts analog control inputs from the PLL filter block and generates a frequency. The operational range of the VCO is determined by the FS control pin.

#### **Test Mode**

The TEST input is a three-level input. In normal system operation, this pin is connected to ground, allowing the CY7B9910/CY7B9920 to operate as explained above. (For testing purposes, any of the three-level inputs can have a removable jumper to ground, or be tied LOW through a  $100\Omega$  resistor. This will allow an external tester to change the state of these pins.)

If the TEST input is forced to its MID or HIGH state, the device will operate with its internal phase-locked loop disconnected, and input levels supplied to REF will directly control all outputs. Relative output to output functions are the same as in normal mode.



Pentium is a trademark of Intel Corporation.



# **Pin Definitions**

Signal Name	I/O	Description
REF	I	Reference frequency input. This input supplies the frequency and timing against which all functional variation is measured.
FB	I	PLL feedback input (typically connected to one of the eight outputs).
FS <sup>[9,10,11]</sup>	I	Three-level frequency range select.
TEST	I	Three-level select. See Test Mode section.
Q[07]	0	Clock outputs.
V <sub>CCN</sub>	PWR	Power supply for output drivers.
V <sub>CCQ</sub>	PWR	Power supply for internal circuitry.
GND	PWR	Ground.

# **Maximum Ratings**

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	−40°C to +85°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

			СҮ7В	CY7B9910		9920	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -16 \text{ mA}$	2.4				V
		V <sub>CC</sub> = Min., I <sub>OH</sub> =–40 mA			V <sub>CC</sub> -0.75		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 46 mA		0.45			V
		V <sub>CC</sub> = Min., I <sub>OL</sub> = 46 mA				0.45	
V <sub>IH</sub>	Input HIGH Voltage (REF and FB inputs only)		2.0	V <sub>CC</sub>	V <sub>CC</sub> – 1.35	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (REF and FB inputs only)		-0.5	0.8	-0.5	1.35	V
V <sub>IHH</sub>	Three-Level Input HIGH Voltage (Test, FS) <sup>[1]</sup>	Min. $\leq V_{CC} \leq Max$ .	V <sub>CC</sub> – 1V	V <sub>CC</sub>	V <sub>CC</sub> -1V	V <sub>CC</sub>	V
V <sub>IMM</sub>	Three-Level Input MID Voltage (Test, FS) <sup>[1]</sup>	Min. $\leq V_{CC} \leq Max$ .	V <sub>CC</sub> /2 – 500 mV	V <sub>CC</sub> /2 + 500 mV	V <sub>CC</sub> /2 – 500 mV	V <sub>CC</sub> /2 + 500 mV	V
V <sub>ILL</sub>	Three-Level Input LOW Voltage (Test, FS) <sup>[1]</sup>	Min. $\leq V_{CC} \leq Max$ .	0.0	1.0	0.0	1.0	V
I <sub>IH</sub>	Input HIGH Leakage Current (REF and FB inputs only)	$V_{CC} = Max., V_{IN} = Max.$		10		10	μА
I <sub>IL</sub>	Input LOW Leakage Current (REF and FB inputs only)	$V_{CC} = Max., V_{IN} = 0.4V$	-500		-500		μА
I <sub>IHH</sub>	Input HIGH Current (Test, FS)	$V_{IN} = V_{CC}$		200		200	μΑ
I <sub>IMM</sub>	Input MID Current (Test, FS)	$V_{IN} = V_{CC}/2$	-50	50	-50	50	μА



#### Electrical Characteristics Over the Operating Range (continued)

			CY7B9910		9910	CY7B	9920	
Parameter	Description	Test Condition	ns	Min.	Max.	Min.	Max.	Unit
I <sub>ILL</sub>	Input LOW Current (Test, FS)	V <sub>IN</sub> = GND			-200		-200	μА
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND (25°C only)			-250		N/A	mA
I <sub>CCQ</sub>	Operating Current Used by	V <sub>CCN</sub> =V <sub>CCQ</sub> =Max.,	Com'l		85		85	mA
	Internal Circuitry	All Input Selects Open	Mil/Ind		90		90	
I <sub>CCN</sub>	Output Buffer Current per Output Pair <sup>[3]</sup>	$V_{CCN} = V_{CCQ} = Max.$ $I_{OUT} = 0 \text{ mA}$ Input Selects Open, $f_N$			14		19	mA
PD	Power Dissipation per Output Pair <sup>[4]</sup>	$V_{CCN} = V_{CCQ} = Max.$ $I_{OUT} = 0 \text{ mA}$ Input Selects Open, $f_N$			78		104 <sup>[5]</sup>	mW

# Capacitance<sup>[6]</sup>

Para	ameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input (	Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5.0V$	10	pF

#### Notes:

- 1. These inputs are normally wired to V<sub>CC</sub>, GND, or left unconnected (actual threshold voltages vary as a percentage of V<sub>CC</sub>). Internal termination resistors hold unconnected inputs at V<sub>C/C</sub>/2. If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional t<sub>LOCK</sub> time before all data sheet limits are
- Tested one output at a time, output shorted for less than one second, less than 10% duty cycle. Room temperature only. CY7B9920 outputs are not short
- Total output current per output pair can be approximated by the following expression that includes device current plus load current: CY7B9910:

I<sub>CCN</sub> = [(4 + 0.11F) + [((835 – 3F)/Z) + (.0022FC)]N] x 1.1

 $I_{CCN} = [(3.5 + .17F) + [((1160 - 2.8F)/Z) + (.0025FC)]N] \times 1.1$  Where

F = frequency in MHz
C = capacitive load in pF
Z = line impedance in ohms

N = number of loaded outputs; 0, 1, or 2 FC = F < C

Total power dissipation per output pair can be approximated by the following expression that includes device power dissipation plus power dissipation due to the load circuit: CY7B9910: PD = [(22 + 0.61F) + [((1550 – 2.7F)/Z) + (.0125FC)]N] x 1.1

CY7B9920: PD =  $[(19.25 + 0.94F) + [((700 + 6F)/Z) + (.017FC)]N] \times 1.1$ See note 3 for variable definition.

- CMOS output buffer current and power dissipation specified at 50-MHz reference frequency.


  Applies to REF and FB inputs only. Tested initially and after any design or process changes that may affect these parameters.



# **AC Test Loads and Waveforms**




# TTL AC Test Load (CY7B9910)



CMOS AC Test Load (CY7B9920)

# $V_{th} = 1.5V$ 0.8V 0.0V 0.0V 0.10V 0.10V

TTL Input Test Waveform (Cy7B9910)



**CMOS Input Test Waveform (CY7B9920)** 

# Switching Characteristics Over the Operating Range<sup>[7]</sup>

			CY	7B9910-	· <b>2</b> <sup>[8]</sup>	CY7B9920-2 <sup>[8]</sup>			
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
f <sub>NOM</sub>	Operating Clock	FS = LOW <sup>[9, 10]</sup>	15		30	15		30	MHz
	Frequency in MHz	FS = MID <sup>[9, 10]</sup>	25		50	25		50	
		FS = HIGH <sup>[9, 10, 11]</sup>	40		80	40		80 <sup>[12]</sup>	
t <sub>RPWH</sub>	REF Pulse Width HIGH		5.0			5.0			ns
t <sub>RPWL</sub>	REF Pulse Width LOW		5.0			5.0			ns
t <sub>SKEW</sub>	Zero Output Skew (All Output	uts) <sup>[13, 14]</sup>		0.1	0.25		0.1	0.25	ns
t <sub>DEV</sub>	Device-to-Device Skew[14, 15				0.75			0.75	ns
t <sub>PD</sub>	Propagation Delay, REF Ris	e to FB Rise	-0.25	0.0	+0.25	-0.25	0.0	+0.25	ns
t <sub>ODCV</sub>	Output Duty Cycle Variation	[16]	-0.65	0.0	+0.65	-0.65	0.0	+0.65	ns
t <sub>ORISE</sub>	Output Rise Time <sup>[17, 18]</sup>		0.15	1.0	1.2	0.5	2.0	2.5	ns
t <sub>OFALL</sub>	Output Fall Time <sup>[17, 18]</sup>		0.15	1.0	1.2	0.5	2.0	2.5	ns
t <sub>LOCK</sub>	PLL Lock Time <sup>[19]</sup>				0.5			0.5	ms
$t_{JR}$	Cycle-to-Cycle Output Jitter	Peak to Peak	_		200			200	ps
		RMS			25			25	ps

			C.	Y7B9910	<b>–</b> 5	C,	Y7B9920	<b>–</b> 5	
Parameter	Descripti	on	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
f <sub>NOM</sub>	Operating Clock	FS = LOW <sup>[9, 10]</sup>	15		30	15		30	MHz
	Frequency in MHz	FS = MID <sup>[9, 10]</sup>	25		50	25		50	
		FS = HIGH <sup>[9, 10, 11]</sup>	40		80	40		80 <sup>[12]</sup>	
t <sub>RPWH</sub>	REF Pulse Width HIGH		5.0			5.0			ns
t <sub>RPWL</sub>	REF Pulse Width LOW		5.0			5.0			ns
t <sub>SKEW</sub>	Zero Output Skew (All Outp	outs) <sup>[13, 14]</sup>		0.25	0.5		0.25	0.5	ns
t <sub>DEV</sub>	Device-to-Device Skew <sup>[8, 15]</sup>	]			1.0			1.0	ns
t <sub>PD</sub>	Propagation Delay, REF Rise to FB Rise		-0.5	0.0	+0.5	-0.5	0.0	+0.5	ns
t <sub>ODCV</sub>	Output Duty Cycle Variation <sup>[16]</sup>		-1.0	0.0	+1.0	-1.0	0.0	+1.0	ns
t <sub>ORISE</sub>	Output Rise Time <sup>[17, 18]</sup>		0.15	1.0	1.5	0.5	2.0	3.0	ns



			CY7B9910-5			CY7B9920-5			
Parameter	Description	on	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
t <sub>OFALL</sub>	Output Fall Time <sup>[17, 18]</sup>		0.15	1.0	1.5	0.5	2.0	3.0	ns
t <sub>LOCK</sub>	PLL Lock Time <sup>[19]</sup>				0.5			0.5	ms
t <sub>JR</sub>	Cycle-to-Cycle Output Jitter	Peak to Peak <sup>[8]</sup>			200			200	ps
		RMS <sup>[8]</sup>			25			25	ps

#### Notes:

- 7. Test measurement levels for the CY7B9910 are TTL levels (1.5V to 1.5V). Test measurement levels for the CY7B9920 are CMOS levels ( $V_{CC}/2$  to  $V_{CC}/2$ ). Test
- conditions assume signal transition times of 2ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.

  Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.

  For all three-state inputs, HIGH indicates a connection to V<sub>CC</sub>, LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to V<sub>CC</sub>/2.
- 10. The level to be set on FS is determined by the "normal" operating frequency (f<sub>NOM</sub>) of the VCO (see Logic Block Diagram). The frequency appearing at the REF and FB inputs will be f<sub>NOM</sub> when the output connected to FB is undivided. The frequency of the REF and FB inputs will be f<sub>NOM</sub>/X when the device is configured for a frequency multiplication by using external division in the feedback path of value X.
- When the FS pin is selected HIGH, the REF input must not transition upon power-up until V<sub>CC</sub> has reached 4.3V.
   Except as noted, all CY7B9920–2 and –5 timing parameters are specified to 80-MHz with a 30-pF load.
- t<sub>SKEW</sub> is defined as the time between the earliest and the latest output transition among all outputs when all are loaded with 50 pF and terminated with 50 Ω to 2.06V (CY7B9910) or V<sub>CC</sub>/2 (CY7B9920).
- t<sub>SKEW</sub> is defined as the skew between outputs.
- toby is the output-to-output skew between any two outputs on separate devices operating under the same conditions (V<sub>CC</sub>, ambient temperature, air flow, etc.). 15.
- $t_{\mbox{\scriptsize ODCV}}$  is the deviation of the output from a 50% duty cycle. 16.
- Specified with outputs loaded with 30 pF for the CY7B99X0–2 and –5 devices and 50 pF for the CY7B99X0–7 devices. Devices are terminated through 50Ω to 2.06V (CY7B9910) or V<sub>CC</sub>/2 (CY7B9920).

  t<sub>ORISE</sub> and t<sub>OFALL</sub> measured between 0.8V and 2.0V for the CY7B9910 or 0.8V<sub>CC</sub> and 0.2V<sub>CC</sub> for the CY7B9920.


  t<sub>LOCK</sub> is the time that is required before synchronization is achieved. This specification is valid only after V<sub>CC</sub> is stable and within normal operating limits. This parameter is
- measured from the application of a new signal or frequency at REF or FB until tpp is within specified limits.

# **Switching Characteristics** Over the Operating Range<sup>[7]</sup> (continued)

	CY7B9910-7				<b>-7</b>	C	Y7B9920	<b>-</b> 7	
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
f <sub>NOM</sub>	Operating Clock Frequency in MHz	FS = LOW <sup>[9, 10]</sup>	15		30	15		30	MHz
		FS = MID <sup>[9, 10]</sup>	25		50	25		50	]
		FS = HIGH <sup>[9, 10, 11]</sup>	40		80	40		80 <sup>[12]</sup>	
t <sub>RPWH</sub>	REF Pulse Width HIGH		5.0			5.0			ns
t <sub>RPWL</sub>	REF Pulse Width LOW		5.0			5.0			ns
t <sub>SKEW</sub>	Zero Output Skew (All C	Outputs) <sup>[13, 14]</sup>		0.3	0.75		0.3	0.75	ns
t <sub>DEV</sub>	Device-to-Device Skew	[8, 15]			1.5			1.5	ns
t <sub>PD</sub>	Propagation Delay, RE	F Rise to FB Rise	-0.7	0.0	+0.7	-0.7	0.0	+0.7	ns
t <sub>ODCV</sub>	Output Duty Cycle Varia	ation <sup>[16]</sup>	-1.2	0.0	+1.2	-1.2	0.0	+1.2	ns
t <sub>ORISE</sub>	Output Rise Time <sup>[17, 18]</sup>		0.15	1.5	2.5	0.5	3.0	5.0	ns
t <sub>OFALL</sub>	Output Fall Time <sup>[17, 18]</sup>		0.15	1.5	2.5	0.5	3.0	5.0	ns
t <sub>LOCK</sub>	PLL Lock Time <sup>[19]</sup>				0.5			0.5	ms
t <sub>JR</sub>	Cycle-to-Cycle Output	Peak to Peak <sup>[8]</sup>			200			200	ps
t <sub>JR</sub>	Jitter	RMS <sup>[8]</sup>			25			25	ps



# **AC Timing Diagrams**








Figure 1. Zero-Skew and/or Zero-Delay Clock Driver

# **Operational Mode Descriptions**

Figure 1 shows the device configured as a zero-skew clock buffer. In this mode the 7B9910/9920 can be used as the basis for a low-skew clock distribution tree. The outputs are aligned and may each drive a terminated transmission line to an independent load. The FB input can be tied to any output and the operating frequency range is selected with the FS pin. The low-skew specification, coupled with the ability to drive termi-

nated transmission lines (with impedances as low as 50 ohms), allows efficient printed circuit board design.

Figure 2 shows the CY7B9910/9920 connected in series to construct a zero-skew clock distribution tree between boards. Cascaded clock buffers will accumulate low-frequency jitter because of the non-ideal filtering characteristics of the PLL filter. It is not recommended that more than two clock buffers be connected in series.




Figure 2. Board-to-Board Clock Distribution

<sup>©</sup> Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



# **Ordering Information**

Accuracy (ps)	Ordering Code	Package Name	Package Type	Operating Range
250	CY7B9910-2SC	S13	24-Lead Small Outline IC	Commercial
	CY7B9920-2SC	S13	24-Lead Small Outline IC	
500	CY7B9910-5SC	S13	24-Lead Small Outline IC	Commercial
	CY7B9910-5SI	S13	24-Lead Small Outline IC	Industrial
	CY7B9920-5SC	S13	24-Lead Small Outline IC	Commercial
	CY7B9920-5SI	S13	24-Lead Small Outline IC	Industrial
750	CY7B9910-7SC	S13	24-Lead Small Outline IC	Commercial
	CY7B9910-7SI	S13	24-Lead Small Outline IC	Industrial
	CY7B9920-7SC	S13	24-Lead Small Outline IC	Commercial
	CY7B9920-7SI	S13	24-Lead Small Outline IC	Industrial

Document #: 38–00437–B

Package Diagram

# 24-Lead (300-Mil) Molded SOIC S13

