## General Description

The ICS874003-02 is a high performance Differential-to- LVDS Jitter Attenuator designed for use in PCl Express systems. In some PCl Express systems, such as those found in desktop PCs, the PCI Express clocks are generated from a low bandwidth, high phase noise PLL frequency synthesizer. In these systems, a jitter attenuator may be required to attenuate high frequency random and deterministic jitter components from the PLL synthesizer and from the system board. The ICS874003-02 has a bandwidth of 400 kHz which is designed to provide good jitter attenuation.

The ICS874003-02 uses IDT's $3^{\text {RD }}$ Generation Femtoclock ${ }^{\circledR}$ PLL technology to achieve the lowest possible phase noise. The device is packaged in a 20 lead TSSOP package, making it ideal for use in space constrained applications such as PCI Express add-in cards.

## Features

- Three differential LVDS output pairs
- One differential clock input
- CLK, nCLK supports the following input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
- Input frequency range: 98 MHz to 128 MHz
- Output frequency range: 98 MHz to 320 MHz
- VCO range: $490 \mathrm{MHz}-640 \mathrm{MHz}$
- Cycle-to-cycle jitter: 35ps (maximum)
- For PCI Express Spread Spectrum Clocking support use the ICS874003-05
- Full 3.3 V supply mode
- $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

F_SEL[2:0] Function Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| F_SEL2 | F_SEL1 | F_SEL0 | QA[0:1], nQA[0:1] | QB0, nQB0 |
| 0 | 0 | 0 | $\div 2$ | $\div 2$ |
| 1 | 0 | 0 | $\div 5$ | $\div 2$ |
| 0 | 1 | 0 | $\div 4$ | $\div 2$ |
| 1 | 1 | 0 | $\div 2$ | $\div 4$ |
| 0 | 0 | 1 | $\div 2$ | $\div 5$ |
| 1 | 0 | 1 | $\div 5$ | $\div 4$ |
| 0 | 1 | 1 | $\div 4$ | $\div 5$ |
| 1 | 1 | 1 | $\div 4$ | $\div 4$ |

## Pin Assignment

| QA1 | 1 | 20 | $\square \mathrm{nQA1}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DDO}} \square$ | 2 | 19 | $\square \mathrm{V}$ do |
| QAO | 3 | 18 | $\square \mathrm{QBO}$ |
| nQAO- | 4 | 17 | $\square \mathrm{nQB0}$ |
| MR- | 5 | 16 | $\square \mathrm{F}$ _SEL2 |
| F_SELO | 6 | 15 | $\square$ OEB |
| nc $\square$ | 7 | 14 | $\square \mathrm{GND}$ |
| V ${ }_{\text {DDA }} \square$ | 8 | 13 | $\square \mathrm{nCLK}$ |
| F_SEL1 | 9 | 12 | $\square C L K$ |
| $\mathrm{V}_{\mathrm{DD}}$ - | 10 | 11 | 口OEA |

ICS874003-02
20-Lead TSSOP
$6.5 \mathrm{~mm} \times 4.4 \mathrm{~mm} \times 0.925 \mathrm{~mm}$ package body G Package Top View

## Block Diagram



## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1,20 | QA1, nQA1 | Output |  | Differential output pair. LVDS interface levels. |
| 2, 19 | $\mathrm{V}_{\text {DDO }}$ | Power |  | Output supply pins. |
| 3, 4 | QAO, nQAO | Output |  | Differential output pair. LVDS interface levels. |
| 5 | MR | Input | Pulldown | Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs ( Qx ) to go low and the inverted outputs ( nQx ) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels. |
| $\begin{aligned} & 6, \\ & 9, \\ & 16 \end{aligned}$ | $\begin{aligned} & \text { F_SELO, } \\ & \text { F_SEL1, } \\ & \text { F_SEL2 } \end{aligned}$ | Input | Pulldown | Frequency select pin for QAx, nQAx and QB0, nQB0 outputs. LVCMOS/LVTTL interface levels. |
| 7 | nc | Unused |  | No connect. |
| 8 | $\mathrm{V}_{\text {DDA }}$ | Power |  | Analog supply pin. |
| 10 | $\mathrm{V}_{\mathrm{DD}}$ | Power |  | Core supply pin. |
| 11 | OEA | Input | Pullup | Output enable pin for QA pins. When HIGH, the QAx, nQAx outputs are active. When LOW, the QAx, nQAx outputs are in a high impedance state. <br> LVCMOS/LVTTL interface levels. |
| 12 | CLK | Input | Pulldown | Non-inverting differential clock input. |
| 13 | nCLK | Input | Pullup | Inverting differential clock input. |
| 14 | GND | Power |  | Power supply ground. |
| 15 | OEB | Input | Pullup | Output enable pin for QB0 pins. When HIGH, the QB0, nQB0 outputs are active. When LOW, the QB0, nQB0 outputs are in a high impedance state. <br> LVCMOS/LVTTL interface levels. |
| 17, 18 | nQB0, QB0 | Output |  | Differential output pair. LVDS interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Units |  |  |  |  |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 4 |  |
| $\mathrm{R}_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 51 |  |
| $\mathrm{R}_{\text {PULLDOWN }}$ | Input Pulldown Resistor |  |  | 51 |  |

## Function Table

## Table 3. Output Enable Function Table

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| OEA | OEB | QA[0:1], nQA[0:1] | QB0, nQB0 |
| 0 | 0 | Hi-Impedance | Hi-Impedance |
| 1 | 1 | Enabled | Enabled |

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\mathrm{I}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ |  |
| Continuos Current | 10 mA |
| Surge Current | 15 mA |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$ | $73.2^{\circ} \mathrm{C} / \mathrm{W}(0$ Ifpm $)$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

## DC Electrical Characteristics

Table 4A. LVDS Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Core Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog Supply Voltage |  | $\mathrm{V}_{\mathrm{DD}}-0.12$ | 3.3 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{DDO}}$ | Output Supply Voltage |  | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 75 | mA |
| $\mathrm{I}_{\mathrm{DDA}}$ | Analog Supply Current |  |  |  | 12 | mA |
| $\mathrm{I}_{\mathrm{DDO}}$ | Output Supply Current |  |  |  | 75 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | -0.3 |  | 0.8 | V |
| ${ }_{1 / H}$ | Input High Current | OEA, OEB | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { F_SELO, F_SEL1, } \\ & \text { F_SEL2, MR } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input Low Current | OEA, OEB | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { F_SELO, F_SEL1, } \\ & \text { F_SEL2, MR } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | CLK | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 150 | $\mu \mathrm{A}$ |
|  |  | nCLK | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=3.465 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | CLK | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
|  |  | nCLK | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {PP }}$ | Peak-to-Peak Voltage; NOTE 1 |  |  | 0.15 |  | 1.3 | V |
| $\mathrm{V}_{\text {CMR }}$ | Common Mode Input Voltage; NOTE 1, 2 |  |  | GND + 0.5 |  | $\mathrm{V}_{\mathrm{DD}}-0.85$ | V |

NOTE 1: $\mathrm{V}_{\mathrm{IL}}$ should not be less than -0.3 V .
NOTE 2: Common mode input voltage is defined as $\mathrm{V}_{\mathrm{IH}}$.
Table 4D. LVDS DC Characteristics, $V_{D D}=V_{D D A}=V_{D D O}=3.3 V \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OD}}$ | Differential Output Voltage |  | 275 | 375 | 485 | mV |
| $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\mathrm{OD}}$ Magnitude Change |  |  |  | 50 | mV |
| $\mathrm{V}_{\mathrm{OS}}$ | Offset Voltage |  | 1.2 | 1.35 | 1.5 | V |
| $\Delta \mathrm{~V}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{OS}}$ Magnitude Change |  |  |  | 50 | mV |

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{MAX}}$ | Output Frequency |  | 98 |  | 320 |
| $t \mathrm{jit}(\mathrm{cc})$ | Cycle-to-Cycle Jitter; NOTE 1 |  |  | MHz |  |
| tsk(o) | Output Skew; NOTE 2, 3 | Bank A |  | 35 | ps |
| $t s k(\mathrm{~b})$ | Bank Skew; NOTE 1, 4 | $20 \%$ to 80\% |  | 145 | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time | Output Duty Cycle | 275 | 55 | ps |
| odc | P | 47 | 725 | ps |  |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm . The device will meet specifications after thermal equilibrium has been reached under these conditions.
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
NOTE 3: These parameters are guaranteed by characterization. Not tested in production.
NOTE 4: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

## Parameter Measurement Information



### 3.3V LVDS Output Load AC Test Circuit



## Bank Skew



## Output Skew



Differential Input Level


## Cycle-to-Cycle Jitter



Output Duty Cycle/Pulse Width/Period

## Parameter Measurement Information, continued



Output Rise/Fall Time


Differential Output Voltage Setup


Offset Voltage Setup

## Applications Information

## Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS874003-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDA}}$ and $\mathrm{V}_{\mathrm{DDO}}$ should be individually connected to the power supply plane through vias, and $0.01 \mu \mathrm{~F}$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic $\mathrm{V}_{\mathrm{DD}}$ pin and also shows that $\mathrm{V}_{\mathrm{DDA}}$ requires that an additional $10 \Omega$ resistor along with a $10 \mu \mathrm{~F}$ bypass capacitor be connected to the $\mathrm{V}_{\text {DDA }}$ pin.


Figure 1. Power Supply Filtering

## Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage $\mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}} / 2$ is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the $\mathrm{V}_{\text {REF }}$ in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, R 1 and R 2 value should be adjusted to set $\mathrm{V}_{\text {REF }}$ at 1.25 V . The values below are for when both the single ended swing and $V_{D D}$ are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission
line impedance. For most $50 \Omega$ applications, R3 and R4 can be $100 \Omega$. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however $\mathrm{V}_{\mathrm{IL}}$ cannot be less than -0.3 V and $\mathrm{V}_{I H}$ cannot be more than $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.


Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

## Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. The differential signal must meet the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{CMR}}$ input requirements. Figures $3 A$ to $3 F$ show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only.


Figure 3A.CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver


Figure 3C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver


Figure 3E. CLK/nCLK Input Driven by a 3.3V HCSL Driver

Please consult with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 3A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.


Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver


Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver


Figure 3F. CLK/nCLK Input Driven by a 2.5 V SSTL Driver

## Recommendations for Unused Input and Output Pins

## Inputs:

## LVCMOS Control Pins

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, there should be no trace attached.

## LVDS Driver Termination

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission line environment. In order to avoid any transmission line reflection issues, the $100 \Omega$ resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard
termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.


Figure 4. Typical LVDS Driver Termination

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS874003-02.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the ICS74003-02 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%=3.465 \mathrm{~V}$, which gives worst case results.

- Power (core $)_{M A X}=V_{\text {DD_MAX }}{ }^{*}\left(I_{\text {DD_MAX }}+I_{\text {DDA_MAX }}\right)=3.465 \mathrm{~V} *(75 \mathrm{~mA}+12 \mathrm{~mA})=\mathbf{3 0 1 . 4 5 m W}$
- Power (outputs) MAX $=\mathrm{V}_{\text {DDO_MAX }}{ }^{*} \mathrm{I}_{\text {DDO_MAX }}=3.465 \mathrm{~V} * 75 \mathrm{~mA}=\mathbf{2 5 9 . 8 7 m W}$

Total Power_MAX $=301.45 \mathrm{~mW}+259.87 \mathrm{~mW}=561.32 \mathrm{~mW}$
-

## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
$\mathrm{Tj}=$ Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is $66.6^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $70^{\circ} \mathrm{C}$ with all outputs switching is:
$70^{\circ} \mathrm{C}+0.561 \mathrm{~W} * 66.6^{\circ} \mathrm{C} / \mathrm{W}=107.3^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 20 Lead TSSOP, Forced Convection

| $\theta_{\text {JA }}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Minute | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Single-Layer PCB, JEDEC Standard Test Boards | $114.5^{\circ} \mathrm{C} / \mathrm{W}$ | $98.0^{\circ} \mathrm{C} / \mathrm{W}$ | $88.0^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $73.2^{\circ} \mathrm{C} / \mathrm{W}$ | $66.6^{\circ} \mathrm{C} / \mathrm{W}$ | $63.5^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

## Reliability Information

Table 7. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 20 Lead TSSOP

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Linear Feet per Minute | $\mathbf{0}$ | $\mathbf{2 0 0}$ | $\mathbf{5 0 0}$ |
| Single-Layer PCB, JEDEC Standard Test Boards | $114.5^{\circ} \mathrm{C} / \mathrm{W}$ | $98.0^{\circ} \mathrm{C} / \mathrm{W}$ | $88.0^{\circ} \mathrm{C} / \mathrm{W}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $73.2^{\circ} \mathrm{C} / \mathrm{W}$ | $66.6^{\circ} \mathrm{C} / \mathrm{W}$ | $63.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. |  |  |  |

## Transistor Count

The transistor count for ICS874003-02 is: 1408

## Package Outline and Package Dimensions

Package Outline - G Suffix for 20 Lead TSSOP


## Ordering Information

## Table 9. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| $874003 A G-02$ | ICS874003A02 | 20 Lead TSSOP | Tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 874003AG-02T | ICS874003A02 | 20 Lead TSSOP | 2500 Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 874003AG-02LF | ICS74003A02L | "Lead-Free" 20 Lead TSSOP | Tube | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| 874003AG-02LFT | ICS74003A02L | "Lead-Free" 20 Lead TSSOP | 2500 Tape \& Reel | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
| :---: | :---: | :---: | :---: | :---: |
| B | $\begin{gathered} \text { T1 } \\ \text { T4C } \\ \text { T5 } \end{gathered}$ | $\begin{gathered} 1 \\ 3 \\ 5 \\ 5 \\ \\ 5 \\ 6-7 \\ \\ 8 \\ 9 \\ 10 \\ 13 \end{gathered}$ | Updated General Description and Features section. <br> Pin Description Table - corrected MR description <br> Differential DC Characteristics Table - updated notes. Added Units to $I_{I H} / I_{I L}$ rows. <br> Corrected $\mathrm{I}_{\mathrm{IH}}$ (nCLK) spec from 5uA min to 5uA max. Corrected $\mathrm{I}_{\mathrm{IL}}$ CLK from 150uA max to -5uA min. <br> AC Characteristics Table - added thermal note, corrected NOTE 2. <br> Parameter Measurement Information - corrected Bank Skew labels, corrected Output <br> Rise/Fall Time diagram. <br> Updated Wiring the Differential Input to Accept Single-ended Levels. <br> Updated Differential Clock Input Interface. <br> Updated LVDS Driver Termination. <br> Ordering Information Table - deleted "ICS" prefix in Part/Order column, added "ICS" prefix to marking column. <br> Converted datasheet format. | 9/14/10 |
|  |  |  |  |  |

# We've Got Your Timing Solution <br> (J)IDT <br> www.IDT.com 

6024 Silver Creek Valley Road
San Jose, California 95138

## Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

Technical Support
netcom@idt.com
+480-763-2056

[^0]
[^0]:    
    
    
     license under intellectual property rights of IDT or any third parties.
     product in such a manner does so at their own risk, absent an express, written agreement by IDT.
     party owners.

    Copyright 2010. All rights reserved.

