

CY25100

Field and Factory Programmable Spread Spectrum **Clock Generator for EMI Reduction**

Features

- Wide Operating Output (SSCLK) Frequency Range □ 3 MHz to 200 MHz
- Programmable Spread Spectrum with nominal 31.5 kHz Modulation Frequency
 - □ Center Spread: ±0.25% to ±2.5%
 - □ Down Spread: -0.5% to -5.0%
- Input frequency range External Crystal: 8 to 30 MHz Fundamental Crystals External Reference: 8 to 166 MHz Clock
- Integrated Phase-Locked Loop (PLL)
- Field Programmable devices available
- Programmable Crystal Load Capacitor Tuning Array
- Low Cycle-to-cycle Jitter
- Spread Spectrum on/off function
- Powerdown or Output Enable function
- Commercial and Industrial temperature ranges
- 3.3V operation
- 8-Pin TSSOP and SOIC packages

Logic Block Diagram

General Description


The CY25100 is a Spread Spectrum Clock Generator (SSCG) IC used to reduce EMI found in today's high speed digital electronic systems.

The device uses a Cypress proprietary PLL and Spread Spectrum Clock (SSC) technology to synthesize and modulate the frequency of the input clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies are greatly reduced. This reduction in radiated energy can significantly reduce the cost of complying with regulatory agency (EMC) requirements and improve time-to-market without degrading system performance.

The CY25100 uses a factory or field-programmable configuration memory array to synthesize output frequency, spread percentage, crystal load capacitor, reference clock output on/off, spread spectrum on/off function, and PD#/OE options.

The spread percentage is programmed to either center spread or down spread with various spread percentages. The range for center spread is from ±0.25% to ±2.50%. The range for down spread is from -0.5% to -5.0%.

The input to the CY25100 can either be a crystal or a clock signal. The CY25100 has two clock outputs: REFCLK and SSCLK. The non-spread spectrum REFCLK output has the same frequency as the input of the CY25100.



Cypress Semiconductor Corporation Document #: 38-07499 Rev. *H

198 Champion Court


٠

San Jose, CA 95134-1709 408-943-2600 ٠ Revised March 30, 2010



Pinouts

Figure 1. CY25100 8-Pin SOIC/TSSOP



Pin Description

Pin	Name	Туре	Description
1	VDD	Power	3.3V power supply.
2	XOUT	Output	Crystal output. Leave this pin floating if external clock is connected to pin 3.
3	XIN/CLKIN	Input	Crystal input or reference clock input.
4	PD#/OE	Input	User has the option of choosing either PD# or OE function. Power Down pin: Active LOW. If PD# = 0, PLL and crystal oscillator circuit are powered down, and outputs are weakly pulled low. Output Enable pin: Active HIGH. If OE = 1, SSCLK and REFCLK are enabled.
5	VSS	Power	Power supply ground.
6	REFCLK	Output	Buffered reference output.
7	SSCLK	Output	Spread spectrum clock output.
8	SSON#	Input	Spread spectrum control: Active LOW. 0 = spread on. 1 = spread off.

Table 1. User Specified Variables

Pin Function	Input Frequency	Total Crystal Load Capacitance	Output Frequency	Spread Percent (0.5% – 5%, 0.25% granularity)	Reference Output	Power Down or Output Enable
Pin Name	XIN and XOUT	XIN and XOUT	SSCLK	SSCLK	REFOUT	PD#/OE
Pin#	3 and 2	3 and 2	7	7	6	4
Unit	MHz	pF	MHz	% and Center- or Down-spread	On or Off	Select PD# or OE
	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED	USER SPECIFIED

Programming Description

Field Programmable CY25100

The CY25100 is programmed at the package level, and must be programmed prior to installation on a circuit board. Field programmable devices are denoted by an "F" in the ordering code, and are blank when shipped. The CY25100 is Flash technology based, which allows it to be reprogrammed up to 100 times. This allows fast and easy design changes and product updates, and eliminates issues with old and out of date inventory.

Samples and small prototype quantities can be programmed on the CY3672 programmer with the CY3690 (TSSOP package) or CY3691 (SOIC package) socket adapter.

CyberClocks[™] Online Software

CyberClocks[™] Online Software is a web based software application that allows the user to custom-configure the CY25100. All of the parameters in Table 1 can be entered as variables into the software. CyberClocks Online outputs an industry-standard JEDEC file which is used for programming the CY25100. Cyber-Clocks Online is available at www.cyberclocksonline.com web site.

CY3672 Programmer and CY3690/CY3691 Socket Adapters

The Cypress CY3672 programmer and the CY3690 or CY3691 socket adapter may be used to program field programmable versions of the CY25100. The CY3690 enables users to program the CY25100ZXCF and CY25100ZXIF (TSSOP). CY3691



provides the ability to program the CY25100SXCF and CY25100SXIF (SOIC). The CY3690 and CY3691 are separate orderable items, so the existing users of the CY3672 programmer need to order only the specific socket adapter to program the CY25100.

Factory Programmable CY25100

Factory programming by Cypress is available for high volume orders. All requests must be submitted to the local Cypress Field Application Engineer (FAE) or sales representative. After the request is processed, you will receive a new part number, samples, and data sheet with the programmed values. This part number is used for additional sample requests and production orders.

Product Functions

Input Frequency (XIN, Pin 3 and XOUT, Pin 2)

The input to the CY25100 can be a crystal or a clock. The input frequency range for crystals is 8 to 30 MHz, and for clock signals is 8 to 166 MHz.

C_{XIN} and C_{XOUT} (Pin 3 and Pin 2)

The CY25100 has internal load capacitors at Pin 3 (C_{XIN}) and Pin 2 (C_{XOUT}) C_{XIN} always equals C_{XOUT}, and they are programmable from 12 pF to 60 pF, in 0.5 pF increments.This feature eliminates the need for external crystal load capacitors.

The following formula is used to calculate the value of C_{XIN} and C_{XOUT} for matching the crystal load (C_L):

 $C_{XIN} = C_{XOUT} = 2C_L - C_P$

where C_L is the crystal load capacitor as specified by the crystal manufacturer and C_P is the parasitic PCB capacitance on each node of the crystal.

For example, if a crystal with C_L of 16 pF is used, and C_P is 2 pF, C_{XIN} and C_{XOUT} are calculated as:

 $C_{XIN} = C_{XOUT} = (2 \times 16) - 2 = 30 \text{ pF}$

If using a driven reference, set C_{XIN} and C_{XOUT} to the minimum value 12 pF, connect the reference to XIN/CLKIN, and leave XOUT unconnected.

Output Frequency (SSCLK, Pin 7)

The modulated frequency at the SSCLK output is produced by synthesizing the input reference clock. The modulation can be stopped by SSON# digital control input (SSON# = HIGH, no modulation). If modulation is stopped, the clock frequency is the nominal value of the synthesized frequency without modulation (spread percentage = 0). The range of synthesized clock is from 3 to 200 MHz.

Spread Percentage (SSCLK, Pin 7)

The SSCLK spread can be programmed at any percentage value from $\pm 0.25\%$ to $\pm 2.5\%$ for center spread and from -0.5% to -5.0% for down spread.

Reference Output (REFOUT, Pin 6)

The reference clock output has the same frequency and the same phase as the input clock. This output can be programmed to be enabled (clock on) or disabled (High Z, clock off). If this output is not required, it is recommended that the disabled (High Z, Clock Off) option be selected.

Modulation Frequency

The modulation frequency is 31.5 kHz for all SSCLK frequencies from 3 to 200 MHz.

Power Down or Output Enable (PD# or OE, Pin 4)

The part can be programmed to include either PD# or OE function. PD# function powers down the oscillator and PLL. The OE function disables the outputs.



Absolute Maximum Rating

Supply Voltage (V _{DD})0.5 to +7.0V
DC Input Voltage–0.5V to V_{DD} + 0.5
Storage Temperature (Non condensing) –55°C to +125°C

Junction Temperature40°C	to +125°C
Data Retention at Tj = 125°C	.> 10 years
Package Power Dissipation	350 mW
Static Discharge Voltage (per MIL-STD-883, Method 3015)	<u>></u> 2000V

Recommended Crystal Specifications

Parameter	Description	Comments	Min	Тур	Max	Unit
F _{NOM}	Nominal Crystal Frequency	Parallel resonance, fundamental mode, AT cut	8	_	30	MHz
C _{LNOM}	Nominal Load Capacitance	Internal load caps	6	_	30	pF
R ₁	Equivalent Series Resistance (ESR)	Fundamental mode	-	_	25	Ω
	Ratio of Third Overtone Mode ESR to Fundamental Mode ESR	Ratio used because typical R_1 values are much less than the maximum spec	3	-	-	-
DL	Crystal Drive Level	No external series resistor assumed	-	0.5	2	mW

Operating Conditions

Parameter	Description	Min	Тур	Max	Unit
V _{DD}	Supply Voltage		3.30	3.45	V
T _A	Ambient Commercial Temperature	0	-	70	°C
	Ambient Industrial Temperature	-40	-	85	°C
C _{LOAD}	Maximum Load Capacitance at Pin 6 and Pin 7	_	-	15	pF
F _{ref}	External Reference Crystal (Fundamental tuned crystals only)		-	30	MHz
	External Reference Clock	8	-	166	MHz
F _{SSCLK}	SSCLK Output Frequency, C _{LOAD} = 15 pF		-	200	MHz
F _{REFCLK}	REFCLK Output Frequency, C _{LOAD} = 15 pF	8	-	166	MHz
F _{MOD}	Spread Spectrum Modulation Frequency		31.5	33.0	kHz
T _{PU}	Power Up Time for all VDDs to reach minimum specified voltage (power ramp must be monotonic)	0.05	-	500	ms

DC Electrical Characteristics

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{ОН}	Output High Current	$V_{OH} = V_{DD} - 0.5, V_{DD} = 3.3V$ (source)	10	12		mA
I _{OL}	Output Low Current	V _{OL} = 0.5, V _{DD} = 3.3V (sink)	10	12		mA
V _{IH}	Input High Voltage	CMOS levels, 70% of V _{DD}	$0.7V_{DD}$	-	V _{DD}	V
V _{IL}	Input Low Voltage	CMOS levels, 30% of V _{DD}	_	-	$0.3V_{DD}$	V
I _{IH}	Input High Current, PD#/OE and SSON# Pins	$V_{in} = V_{DD}$	-10	-	10	μΑ
I _{IL}	Input Low Current, PD#/OE and SSON# Pins	$V_{in} = V_{SS}$	-10	-	10	μA
I _{OZ}	Output Leakage Current	Three-state output, PD#/OE = 0, output pulldown resistor disabled	-10		10	μA
$C_{XIN} \text{ or } C_{XOUT}^{[1]}$	Programmable Capacitance at Pin 2	Capacitance at minimum setting	-	12	-	pF
	and Pin 3	Capacitance at maximum setting	-	60	-	pF
C _{IN} ^[1]	Input Capacitance at Pin 4 and Pin 8	Input pins excluding XIN and XOUT	—	5	7	pF

Note

1. Guaranteed by characterization, not 100% tested.

Document #: 38-07499 Rev. *H



DC Electrical Characteristics (continued)

Parameter	Description	Condition	Min	Тур	Max	Unit
I _{VDD}	Supply Current	V_{DD} = 3.45V, Fin = 30 MHz, REFCLK = 30 MHz, SSCLK = 66 MHz, C_{LOAD} = 15 pF, PD#/OE = SSON# = V _{DD}	-	25	35	mA
I _{DDS}	Standby Current	V _{DD} = 3.45V, Device powered down with PD# = 0V (driven reference pulled down)	_	15	30	μΑ

AC Electrical Characteristics


The AC Electrical Characteristics for part CY25100 is as follows. ^[1]

Parameter	Description	Condition	Min	Тур	Max	Unit
DC	Output Duty Cycle	SSCLK, Measured at V _{DD} /2	45	50	55	%
	Output Duty Cycle	REFCLK, Measured at $V_{DD}/2$ Duty Cycle of CLKIN = 50% at input bias	40	50	60	%
SR1	Rising Edge Slew Rate	SSCLK from 3 to 100 MHz; REFCLK from 3 to 100 MHz. 20%–80% of V _{DD}	0.7	1.1	3.6	V/ns
SR2	Falling Edge Slew Rate	SSCLK from 3 to 100 MHz; REFCLK from 3 to 100 MHz. 80%–20% of V _{DD}	0.7	1.1	3.6	V/ns
SR3	Rising Edge Slew Rate	SSCLK from 100 to 200 MHz; REFCLK from 100 to 166 MHz 20%–80% of V _{DD}	1.0	1.6	4.0	V/ns
SR4	Falling Edge Slew Rate	SSCLK from 100 to 200 MHz; REFCLK from 100 to 166 MHz 80%–20% of V _{DD}	1.2	1.6	4.0	V/ns
T _{CCJ1} ^[2]	Cycle-to-Cycle Jitter SSCLK (Pin 7)	CLKIN = SSCLK = 166 MHz, 2% spread, REFCLK off	-	90	120	ps
		CLKIN = SSCLK = 66 MHz, 2% spread, REFCLK off	_	100	130	ps
		CLKIN = SSCLK = 33 MHz, 2% spread, REFCLK off	_	130	170	ps
T _{CCJ2} ^[2]	Cycle-to-Cycle Jitter SSCLK (Pin 7)	CLKIN = SSCLK = 166 MHz, 2% spread, REFCLK on	-	100	130	ps
		CLKIN = SSCLK = 66 MHz, 2% spread, REFCLK on	_	105	140	ps
		CLKIN = SSCLK = 33 MHz, 2% spread, REFCLK on	_	200	260	ps
T _{CCJ3} ^[2]	Cycle-to-Cycle Jitter REFCLK (Pin 6)	CLKIN = SSCLK = 166 MHz, 2% spread, REFCLK on	_	80	100	ps
		CLKIN = SSCLK = 66 MHz, 2% spread, REFCLK on	_	100	130	ps
		CLKIN = SSCLK = 33 MHz, 2% spread, REFCLK on	-	135	180	ps
T _{STP}	Power down Time (pin 4 = PD#)	Time from falling edge on PD# to stopped outputs (Asynchronous)	_	150	350	ns
T _{OE1}	Output Disable Time (pin 4 = OE)	Time from falling edge on OE to stopped outputs (Asynchronous)	_	150	350	ns
T _{OE2}	Output Enable Time (pin 4 = OE)	Time from rising edge on OE to outputs at a valid frequency (Asynchronous)	_	150	350	ns
T _{PU1}	Power Up Time, Crystal is used	Time from rising edge on PD# to outputs at valid frequency (Asynchronous)	_	3.5	5	ms
T _{PU2}	Power Up Time, Reference clock is used	Time from rising edge on PD# to outputs at valid frequency (Asynchronous), reference clock at correct frequency	-	2	3	ms

Note
2. Jitter is configuration dependent. Actual jitter is dependent on XIN jitter and edge rate, number of active outputs, output frequencies, spread percentage, temperature, and output load.



Application Circuit



Switching Waveforms

Figure 3. Duty Cycle Timing (DC = t_{1A}/t_{1B})







Figure 4. Output Rise/Fall Time (SSCLK and REFCLK)



Output Rise time (Tr) = $(0.6 \times V_{DD})/SR1$ (or SR3) Output Fall time (Tf) = (0.6 x V_{DD})/SR2 (or SR4)

Refer to AC Electrical Characteristics table for SR (Slew Rate) values.






Notes

- Because the load capacitors (C_{XIN} and C_{XOUT}) are provided by the CY25100, no external capacitors are needed on the XIN and XOUT pins to match the crystal load capacitor (C_L). Only a single 0.1-μF bypass capacitor is required on the V_{DD} pin.
 If an external clock is used, apply the clock to XIN (pin 3) and leave XOUT (pin 2) floating (unconnected).
- 5. If SSON# (pin 8) is LOW (V_{SS}), the frequency modulation is on at SSCLK pin (pin 7).


Document #: 38-07499 Rev. *H



Switching Waveforms




Informational Graphs^[6]





Informational Graphs (continued)[6]




Note

6. The Informational Graphs are meant to convey the typical performance levels. No performance specifications is implied or guaranteed. Refer to "DC Electrical Characteristics" on page 4 and "AC Electrical Characteristics" on page 5 for device specifications.



Informational Graphs (continued)^[6]





Ordering Information

Ordering Code	Package Description	Product Flow
Pb-Free		
CY25100SXCF	8-Pin Small Outline Integrated Circuit (SOIC)	Commercial, 0 to 70°C
CY25100SXCFT	8-Pin Small Outline Integrated Circuit (SOIC) - Tape and Reel	Commercial, 0 to 70°C
CY25100SXIF	8-Pin Small Outline Integrated Circuit (SOIC)	Industrial, -40 to 85°C
CY25100SXIFT	8-Pin Small Outline Integrated Circuit (SOIC) - Tape and Reel	Industrial, -40 to 85°C
CY25100ZXCF	8-Pin Thin Shrunk Small Outline Package (TSSOP)	Commercial, 0 to 70°C
CY25100ZXCFT	8-Pin Thin Shrunk Small Outline Package (TSSOP) - Tape and Reel	Commercial, 0 to 70°C
CY25100ZXIF	8-Pin Thin Shrunk Small Outline Package (TSSOP)	Industrial, -40 to 85°C
CY25100ZXIFT	8-Pin Thin Shrunk Small Outline Package (TSSOP) - Tape and Reel	Industrial, -40 to 85°C
Programmer		
CY3672-USB	Programmer, for devices with ordering codes ending in "F" and "FT"	
CY3690	CY25100ZXCF/IF Adapter (TSSOP) for CY3672-USB Programmer	
CY3691	CY25100SXCF/IF Adapter (SOIC) for CY3672-USB Programmer	

Some product offerings are factory programmed customer specific devices with customized part numbers. The Possible Configurations table shows the available device types, but not complete part numbers. Contact your local Cypress FAE or Sales Representative for more information.

Possible Configurations


Ordering Code	Package Description	Product Flow
CY25100ZIxxx ^[7, 8]	8-Pin Thin Shrunk Small Outline Package (TSSOP)	Industrial, -40 to 85°C
CY25100ZIxxxT ^[7, 8]	8-Pin Thin Shrunk Small Outline Package (TSSOP) -Tape and Reel	Industrial, –40 to 85°C
Pb-Free		
CY25100SXC-xxx ^[7]	8-Pin Small Outline Integrated Circuit (SOIC)	Commercial, 0 to 70°C
CY25100SXC-xxxT ^[7]	8-Pin Small Outline Integrated Circuit (SOIC) - Tape and Reel	Commercial, 0 to 70°C
CY25100SXI-xxx ^[7]	8-Pin Small Outline Integrated Circuit (SOIC)	Industrial, –40 to 85°C
CY25100SXI-xxxT ^[7]	8-Pin Small Outline Integrated Circuit (SOIC) -Tape and Reel	Industrial, –40 to 85°C
CY25100ZXCxx ^[7]	8-Pin Thin Shrunk Small Outline Package (TSSOP)	Commercial, 0 to 70°C
CY25100ZXCxxT ^[7]	8-Pin Thin Shrunk Small Outline Package (TSSOP) - Tape and Reel	Commercial, 0 to 70°C
CY25100ZXIxx ^[7]	8-Pin Thin Shrunk Small Outline Package (TSSOP)	Industrial, -40 to 85°C
CY25100ZXIxxT ^[7]	8-Pin Thin Shrunk Small Outline Package (TSSOP) -Tape and Reel	Industrial, -40 to 85°C

Note

Ordering codes with "xxx" or "xx" are factory-programmed configurations. "xxx" or "xx" denotes the specific device configuration. "w" denotes the revision. Factory programming is available for high-volume orders. For more details, contact your local Cypress field application engineer or Cypress Sales Representative.
 Not recommended for new designs. New designs should use Pb-free devices.



Package Diagrams






0.19E0.007 0.30E0.012

0.85E0.0331 0.95E0.0371

Package Diagrams (continued)

Figure 7. 8-Pin Thin Shrunk Small Outline Package (4.40 mm Body) Z8



0.65[0.025] BSC.

0.05[0.002]

<u>2.90[0.114]</u> 3.10[0.122]


-1.10[0.043] MAX.

SEATING PLANE

DIMENSIONS IN MMEINCHES] MIN. MAX.

REFERENCE JEDEC MD-153

PART #			
Z08.173	STANDARD PKG.		
ZZ08.173	LEAD FREE PKG.		



51-85093-*B



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	126578	CKN	06/27/03	New Data Sheet
*A	128753	IJATMP	08/29/03	Changes to reflect field programmability
*В	130342	RGL	12/02/03	Changes to Application Circuit diagram and correction to the package description listed under the Ordering Information table for CY3690 and CY3691.
*C	204121	RGL	See ECN	Add Industrial Temperature Range Corrected the Ordering Information to match the DevMaster
*D	215392	RGL	See ECN	Added Lead Free devices
۴E	2513909	AESA	06/10/08	Updated template. Added Note "Not recommended for new designs." Added part number CY25100KSXCF, CY25100KSXIF, CY25100KSXI-xxx CY25100KZXC-xxx, CY25100KZXI-xxx, CY25100KSXI-xxxT, CY25100KZXC-xxxT, CY25100KZXI-xxxT, and CY25100KZXIF in ordering information table. Added Pb-Free header in the ordering information table. Removed Pb-Free from Package description in the ordering information tabl Changed CY3672-PRG with CY3672-USB in the ordering information tabl Removed CY25100SCF, CY25100SIF, CY25100ZCF, CY25100ZIF, and CY3672 in the ordering information table. Changed Lead free to Pb-Free.
*F	2601881	KVM/PYRS	11/06/08	Rising edge slew rate (SR3) minimum limit changed from 1.2V/ns to 1.0V/n Removed part numbers added in rev *E.
*G	2742910	KVM	07/23/09	General text cleanup Moved General Description to p. 1 to replace the Benefits section Removed "FTG" from references to CY3672 Added "Type" column to Pin Description table Revised software description section Revised Modulation Frequency section to remove mention of optional modulation frequencies Added minimum values to I _{IH} and I _{IL} Added to I _{OZ} conditions: applies only for output pulldown disabled Standardized timing parameter names to upper case Corrected some part numbers to remove dashes and revision code Added part numbers to the Ordering Information table: CY25100ZIxxx, CY25100ZIxxxT, CY25100SXCFT, CY25100SXIFT, CY25100ZXCFT and CY25100ZXIFT Revised Ordering Information table footnotes
*H	2897317	KVM	03/22/10	Removed obsolete parts from Ordering Information table and moved 'xx' par to Possible Configurations table Updated package diagrams



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2003-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-07499 Rev. *H

Revised March 30, 2010

Page 14 of 14

CyberClocks is a trademark of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.