

# OSCaR<sup>TM</sup> User Configurable Clock

# **Description**

The ICS525-01/02 are the most flexible way to generate a high-quality, high-accuracy, high-frequency clock output from an inexpensive crystal or clock input. The name OSCaR stands for OSCillator Replacement, as they are designed to replace crystal oscillators in almost any electronic system. The user can configure the device to produce nearly any output frequency from any input frequency by grounding or floating the select pins. Neither microcontroller, software, nor device programmer are needed to set the frequency. Using Phase-Locked Loop (PLL) techniques, the device accepts a standard fundamental mode, inexpensive crystal to produce output clocks up to 250 MHz. It can also produce a highly accurate output clock from a given input clock, keeping them frequency locked together.


For similar capability with a serial interface, use the ICS307. For simple multipliers to produce common frequencies, refer to the LOCO<sup>TM</sup> family of parts, which are smaller and more cost effective.

This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined nor guaranteed. For applications which require defined input to output timing, use the ICS527-01.

#### **Features**


- Packaged as 28-pin SSOP (150 mil body)
- Pb (lead) free package
- ICS525-01 with output frequencies up to 160 MHz
- ICS525-02 with output frequencies up to 250 MHz
- User determines the output frequency by setting all internal dividers
- Eliminates need for custom oscillators
- No software needed
- Online ICS525 calculator at: www.idt.com/?app=calculators&source=support\_menu
- Pull-ups on all select inputs
- Input crystal frequency of 5 27 MHz
- Input clock frequency of 2 50 MHz
- · Very low jitter
- Duty cycle of 45/55 up to 200 MHz
- Operating voltage of 3.0 V or 5.5 V
- Ideal for oscillator replacement
- Industrial temperature version available
- For Zero Delay, refer to the ICS527


# **Block Diagram**





# **Pin Assignment**





# **ICS525-01 Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description			
1, 2, 24-28	R5, R6, R0-R4	I(PU)	Reference divider word input pins determined by user. Forms a binary number from 0 to 127.			
3, 4, 5	S0, S1, S2	I(PU)	Select pins for output divider determined by user. See table on page 3			
6, 23	VDD	Power	Connect to VDD.			
7	X1/ICLK	X1	Crystal connection. Connect to a parallel resonant fundamental crystal or input clock.			
8	X2	X2	Crystal connection. Connect to a crystal or leave unconnected for clock.			
9, 20	GND	Power	Connect to ground.			
10 - 18	V0 - V8	I(PU)	VCO divider word input pins determined by user. Forms a binary number from 0 to 511.			
19	PD	Input	Power-down. Active low. Turns off entire chip when low. Clock outputs stop low.			
21	CLK	Output	Output clock determined by status of R0-R6, V-V8, S0-S2, and input frequency.			
22	REF	Output	Reference output. Buffered crystal oscillator (or clock ) output.			

# **ICS525-02 Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1, 2, 24-28	R5, R6, R0-R4	I(PU)	Reference divider word input pins determined by user. Forms a binary number from 0 to 127.
3, 4, 5	S0, S1, S2	I(PU)	Select pins for output divider determined by user. See table on page 3
6, 23	VDD	Power	Connect to VDD.
7	X1/ICLK	X1	Crystal connection. Connect to a parallel resonant fundamental crystal or input clock.



Pin Number	Pin Name	Pin Type	Pin Description		
8	X2	X2	Crystal connection. Connect to a crystal or leave unconnected for clock.		
9, 20	GND	Power	Connect to ground.		
10 - 18	V0 - V8	I(PU)	VCO divider word input pins determined by user. Forms a binary number from 0 to 511.		
19	PD	I(PU)	Power-down. Active low. Turns off entire chip when low. Clock outputs stop low.		
21	CLK	Output	Output clock determined by status of R0-R6, V-V8, S0-S2, and input frequency.		
22	REF	Output	Reference output. Buffered crystal oscillator (or clock ) output.		

KEY: I(PU) = Input with internal pull-up resistor; X1, X2 = crystal connections

# ICS525-01 Maximum Output Frequency and Output Divider Table

				Max Output Frequency (MHz)					
S2 Pin 5	S1 Pin 4	S0 Pin 3	CLK Output Divider	VDD	= 5 V	VDD	= 3.3 V		
				0 - 70 ° C	-40 to +85 ° C	0 - 70 ° C	-40 to +85 ° C		
0	0	0	10	26	23	18	16		
0	0	1	2	160	140	100	90		
0	1	0	8	40	36	25	22		
0	1	1	4	80	72	50	45		
1	0	0	5	50	45	34	30		
1	0	1	7	40	36	26	23		
1	1	0	9	33.3	30	20	18		
1	1	1	6	53	47	27	24		

# ICS525-02 Maximum Output Frequency and Output Divider Table

		_		Max Output Fr	requency (MHz)
S2 Pin 5	S1 Pin 4	S0 Pin 3	CLK Output Divider	VDD = 5 V	VDD = 3.3 V
				-40 to +85 ° C	-40 to +85 ° C
0	0	0	6	67	40
0	0	1	2	200	120
0	1	0	8	50	30
0	1	1	4	100	60
1	0	0	5	80	48
1	0	1	7	57	34
1	1	0	1	250	200
1	1	1	3	133	80

The ICS525-02 is only offered in industrial temperature range.



# External Components/Crystal Selection

#### **Decoupling Capacitors**

The ICS525-01/02 requries two 0.01µF decoupling capacitors to be connected between VDD and GND, one on each side of the chip. The capacitor must be connected close to the device to minimize lead inductance. No external power supply filtering is required for this device.

#### **External Resistors**

A  $33\Omega$  series terminating resistor can be used next to the CLK and REF pins.

#### Crystal Load Capacitors

The approximate total on-chip capacitance for a crystal is 16 pF, so a parallel resonant, fundamental mode crystal with this value of load (correlation) capacitance should be used. For crystals with a specified load capacitance greater than 16 pF, crystal capacitors may be connected from each of the pins X1 and X2 to Ground as shown in the block diagram. The value (in pF) of these crystal caps should be (CL -16)\*2, where CL is the crystal load capacitance in pF. These external capacitors are only required for applications where the exact frequency is critical. For a clock input, connect to X1 and leave X2 unconnected (no capacitors on either).

#### **Determining the Output Frequency**

Users have full control in setting the desired output frequency over the range shown in the table on page 2. To replace a standard oscillator, users should connect the divider select input pins directly to ground (or VDD, although this is not required because of internal pull-ups) during Printed Circuit Board layout. The ICS525-01/02 will automatically produce the correct clock when all components are soldered. It is also possible to connect the inputs to parallel I/O ports to switch frequencies. By choosing divides carefully, the number of inputs which need to be changed can be minimized. Observe the restrictions on allowed values of VDW and RDW.

#### ICS525-01 Settings

The output of the ICS525-01 can be determined by the following simple equation:

CLK Frequency = Input Frequency 
$$\times 2x \frac{(VDW + 8)}{(RDW + 2) \cdot OD}$$

Where:

Reference Divider Word (RDW) = 1 to 127 (0 not permitted)

VCO Divider Word (VDW) = 4 to 511 (0, 1, 2, 3 not permitted)

Output Divider (OD) = values on page 3 Also, the following operating ranges should be observed:

$$30M < \text{Input Frequency} \\ x2x \frac{\left(\text{VDW} + 8\right)}{\left(\text{RDW} + 2\right)} < 200M(3.3\text{V}) \\ \text{or} \\ 320M(5\text{V})$$

$$200kHz < \frac{InputFrequency}{(RDW + 2)}$$

See table on page 3 for full details of maximum output.

#### ICS525-02 Settings

The output of the ICS525-02 can be determined by the following simple equation:

CLK Frequency = Input Frequency 
$$\times 2x \frac{(VDW + 8)}{(RDW + 2) \cdot OD}$$

Where:

Reference Divider Word (RDW) = 0 to 127

VCO Divider Word (VDW) = 0 to 511

Output Divider (OD) = values on page 3 Also, the following operating ranges should be observed:

$$30M < \text{Input Frequency} \\ \text{x2x} \\ \frac{\left(\text{VDW} + 8\right)}{\left(\text{RDW} + 2\right)} < 240 \\ \text{M} \\ (3.3 \\ \text{V}) \\ \text{or} \\ 400 \\ \text{M} \\ (5 \\ \text{V})$$

$$200kHz < \frac{InputFrequency}{(RDW + 2)}$$

See table on page 3 for full details of maximum output.



The dividers are expressed as integers. For example, if a 66.66 MHz output on CLK1 is desired from a 14.31818 MHz input, the VCO divider word (VDW) should be 276, with an output divide (OD) of 2. In this example, R6:R0 is 0111011, V8:V0 is 100010100 and S2:S0 is 001. Since all of these inputs have pull-up resistors, it is only necessary to ground the zero pins, namely V7, V6, V5, V3, V1, V0, R6, R2, S2, and S1.

To determine the best combination of VCO, reference, and output divide, use the ICS525 Calculator on our web site: www.idt.com. The online form is easy to use and quickly shows you up to three options for these settings. Alternately, you may send an e-mail to www.idt.com/go/clockhelp.

# **Absolute Maximum Ratings**

Downloaded from Elcodis.com electronic components distributor

Stresses above the ratings listed below can cause permanent damage to the ICS525-01/02. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature, Commercial	0 to +70° C
Ambient Operating Temperature, Industrial	-40 to +85° C
Storage Temperature	-65° C to 150° C
Junction Temperature	125° C
Soldering Temperature	260°C (max. of 10 seconds)



### **DC Electrical Characteristics**

Unless stated otherwise, VDD = 3.3 V

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.0		5.5	٧
Operating Supply Current, 15 MHz crystal	IDD	60 MHz out, no load		8		mA
Operating Supply Current, Power-down	IDD	Pin 19 = 0		7		mA
Input High Voltage	V <sub>IH</sub>		2			٧
Input Low Voltage	$V_{IL}$				0.8	٧
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -12 mA	VDD-0.4			<b>V</b>
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 12 mA			0.4	٧
Short Circuit Current		CLK and REF outputs		±55		mA
Input Capacitance	C <sub>IN</sub>	V, R, S pins and pin 19		4		pF
On-chip Pull-up Resistor	R <sub>PU</sub>	V, R, S pins and pin 19		270		kΩ

## **AC Electrical Characteristics**

Unless stated otherwise, VDD = 3.3 V

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Fraguency	F	Crystal input	5		27	MHz
Input Frequency	F <sub>IN</sub>	Clock input	2		50	MHz
Output Frequency, VDD=4.5 to	Е	0 to +70° C	1.2		160	MHz
5 V (ICS525-01, Note 1)	F <sub>OUT</sub>	-40 to +85° C	1.4		140	MHz
Output Frequency, VDD=3.0 to	Е	0 to +70° C	1.2		100	MHz
3.6 V (ICS525-01, Note 1)	F <sub>OUT</sub>	-40 to +85° C	1.4		90	MHz
Output Frequency, VDD=4.5 to 5 V (ICS525-02, Note 1)	F <sub>OUT</sub>	-40 to +85° C	1.5		250	MHz
Output Frequency, VDD=3.0 to 3.6 V (ICS525-02, Note 1)	F <sub>OUT</sub>	-40 to +85° C	1		200	MHz
Output Clock Rise Time		0.8 to 2.0 V		1		ns
Output Clock Fall Time		2.0 to 0.8 V		1		ns
Output Clock Duty Cycle, OD = 2, 4, 6, 8, or 10		at VDD/2	45	49 to 51	55	%
Output Clock Duty Cycle, OD = 3, 5, 7, or 9		at VDD/2	40		60	%



Downloaded from  $\underline{Elcodis.com}$  electronic components distributor

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Clock Duty Cycle, OD = 1 (-02 only)		at VDD/2	35		65	
Power-down Time, PD low to clocks stopped					50	ns
Power-up Time, PD high to clocks stable					10	ms
Absolute Clock Period Jitter, ICS525-01, Note 2	t <sub>ja</sub>	Deviation from mean		±140		ps
One Sigma Clock Period Jitter, ICS525-01, Note 2	t <sub>js</sub>	One Sigma		45		ps
Absolute Clock Period Jitter, ICS525-02, Note 2	t <sub>ja</sub>	Deviation from mean		±85		ps
One Sigma Clock Period Jitter, ICS525-02, Note 2	t <sub>js</sub>	One Sigma		30		ps


NOTE 1: Phase relationship between input and output can change at power-up. For a fixed phase relationship, see the ICS527.

NOTE 2: For 16 MHz, 100 MHz output. Use the -02 for lowest jitter.



### Package Outline and Package Dimensions (28-pin SSOP, 150 mil Body)

Package dimensions are kept current with JEDEC Publication No. 95, MO-153



PLANE

aaa C



# **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
525-01RLF	ICS525-01RLF	Tubes	28-pin SSOP	0 to +70° C
525-01RLFT	ICS525-01RLF	Tape and Reel	28-pin SSOP	0 to +70° C
525-01RILF	ICS525-01RILF	Tubes	28-pin SSOP	-40 to +85° C
525-01RILFT	ICS525-01RILF	Tape and Reel	28-pin SSOP	-40 to +85° C
525R-02LF	ICS525R-02LF	Tubes	28-pin SSOP	0 to +70° C
525R-02LFT	ICS525R-02LF	Tape and Reel	28-pin SSOP	0 to +70° C
525R-02ILF	ICS525R-02IL	Tubes	28-pin SSOP	-40 to +85° C
525R-02ILFT	ICS525R-02IL	Tape and Reel	28-pin SSOP	-40 to +85° C

#### "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments