### 3.3 V Zero Delay Buffer

## Features

- Zero input-output propagation delay, adjustable by capacitive load on FBK input
■ Multiple configurations, see Available CY2308 Configurations on page 4 for more details

■ Multiple low skew outputs
■ Two banks of four outputs, three-stateable by two select inputs
■ 10 MHz to 133 MHz operating range
■ 75 ps typical cycle-to-cycle jitter ( $15 \mathrm{pF}, 66 \mathrm{MHz}$ )
■ Space saving 16-pin 150 mil SOIC package or 16-pin TSSOP

- 3.3 V operation

■ Industrial temperature available

## Functional Description

The CY2308 is a 3.3 V Zero Delay Buffer designed to distribute high speed clocks in PC, workstation, datacom, telecom, and other high performance applications.
The part has an on-chip PLL that locks to an input clock presented on the REF pin. The PLL feedback is driven from external FBK pin, so user has flexibility to choose any one of the outputs as feedback input and connect it to FBK pin. The input-to-output skew is less than 250 ps and output-to-output skew is less than 200 ps.

The CY2308 has two banks of four outputs each that is controlled by the select inputs as shown in the table Select Input Decoding on page 3. If all output clocks are not required, Bank $B$ is three-stated. The input clock is directly applied to the output for chip and system testing purposes by the select inputs.
The CY2308 PLL enters a power down state when there are no rising edges on the REF input. In this mode, all outputs are three-stated and the PLL is turned off resulting in less than $25 \mu \mathrm{~A}$ of current draw. The PLL shuts down in two additional cases as shown in the table Select Input Decoding on page 3.
Multiple CY2308 devices accept the same input clock and distribute it in a system. In this case, the skew between the outputs of two devices is less than 700 ps .
The CY2308 is available in five different configurations as shown in the table Available CY2308 Configurations on page 4.

■ The CY2308-1 is the base part where the output frequencies equal the reference if there is no counter in the feedback path. The CY2308-1H is the high drive version of the -1 and rise and fall times on this device are much faster.

■ The CY2308-2 enables the user to obtain $2 x$ and $1 x$ frequencies on each output bank. The exact configuration and output frequencies depend on the user's selection of output that drives the feedback pin.

■ The CY2308-3 enables the user to obtain $4 x$ and $2 x$ frequencies on the outputs.

■ The CY2308-4 enables the user to obtain $2 x$ clocks on all outputs. Thus, the part is extremely versatile and is used in a variety of applications.

- The CY2308-5H is a high drive version with REF/2 on both banks.


## Logic Block Diagram



Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600

## Contents

Features ..... 1
Functional Description ..... 1
Pinouts ..... 3
Select Input Decoding ..... 3
Zero Delay and Skew Control ..... 4
Available CY2308 Configurations ..... 4
Maximum Ratings ..... 5
Operating Conditions for Commercial Temperature Devices ..... 5
Electrical Characteristics for
Commercial Temperature Devices ..... 5
Switching Characteristics for Commercial Temperature Devices ..... 5
Electrical Characteristics for Industrial Temperature Devices ..... 7
Operating Conditions for Industrial Temperature Devices ..... 7
Switching Characteristics for Industrial Temperature Devices ..... 7
Switching Waveforms ..... 9
Typical Duty Cycle and IDD Trends
for CY2308-1, 2, 3, 4 ..... 10
Typical Duty Cycle and IDD Trends for CY2308-1 H, 5 H ..... 11
Test Circuits ..... 12
Ordering Information ..... 12
Ordering Code Definitions ..... 13
Package Drawings and Dimensions ..... 14
Acronyms ..... 15
Reference Documents ..... 15
Document Conventions ..... 15
Units of Measure ..... 15
Document History Page ..... 16
Sales, Solutions, and Legal Information ..... 17
Worldwide Sales and Design Support ..... 17
Products ..... 17
PSoC Solutions ..... 17

CY2308

## Pinouts

Figure 1. Pin Diagram - 16 Pin SOIC (Top view)

| REF ■ | 1 | 16 | FBK |
| :---: | :---: | :---: | :---: |
| CLKA1 $\square$ | 2 | 15 | CLKA4 |
| CLKA2 $\square$ | 3 | 14 | CLKA3 |
| $V_{\text {DD }} \square$ | 4 | 13 | $V_{D D}$ |
| GND ■ | 5 | 12 | GND |
| CLKB1 $\square$ | 6 | 11 | CLKB4 |
| CLKB2 | 7 | 10 | CLKB3 |
| S2 $\square$ | 8 | 9 | S1 |

Table 1. Pin Definitions - 16 Pin SOIC

| Pin | Signal |  |
| :---: | :--- | :--- |
| 1 | REF $^{[1]}$ | Description |
| 2 | CLKA1 $^{[2]}$ | Clock output, Bank A |
| 3 | CLKA2 $^{[2]}$ | Clock output, Bank A |
| 4 | V $_{\text {DD }}$ | Power supply voltage |
| 5 | GND | Power supply ground |
| 6 | CLKB1 $^{[2]}$ | Clock output, Bank B |
| 7 | CLKB2 $^{[2]}$ | Clock output, Bank B |
| 8 | S2 $^{[3]}$ | Select input, bit 2 |
| 9 | S1 $^{[3]}$ | Select input, bit 1 |
| 10 | CLKB3 $^{[2]}$ | Clock output, Bank B |
| 11 | CLKB4 $^{[2]}$ | Clock output, Bank B |
| 12 | GND $^{13}$ | V $_{\text {DD }}$ |
| 14 | CLKA3 ${ }^{[2]}$ | Power supply ground |
| 15 | CLKA4 $^{[2]}$ | Power supply voltage |
| 16 | FBK | Clock output, Bank A |

## Select Input Decoding

| S2 | S1 | CLOCK A1-A4 | CLOCK B1-B4 | Output Source | PLL Shutdown |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Tri-state | Tri-state | PLL | Y |
| 0 | 1 | Driven | Tri-state | PLL | N |
| 1 | 0 | Driven $^{[4]}$ | Driven $^{[4]}$ | Reference | Y |
| 1 | 1 | Driven | Driven | PLL | N |

## Notes

1. Weak pull down
2. Weak pull down on all outputs
3. Weak pull ups on these inputs
4. Outputs inverted and PLL bypass mode for $2308-2$ and $2308-3, \mathrm{~S} 2=1$ and $\mathrm{S} 1=0$

## Available CY2308 Configurations

| Device | Feedback From ${ }^{[5]}$ | Bank A Frequency | Bank B Frequency |
| :--- | :--- | :--- | :--- |
| CY2308-1 | Bank A or Bank B | Reference | Reference |
| CY2308-1H | Bank A or Bank B | Reference | Reference |
| CY2308-2 | Bank A | Reference | Reference/2 |
| CY2308-2 | Bank B | $2 \times$ Reference | Reference |
| CY2308-3 | Bank A | $2 \times$ Reference | Reference ${ }^{[6]}$ |
| CY2308-3 | Bank B | $4 \times$ Reference | $2 \times$ Reference |
| CY2308-4 | Bank A or Bank B | $2 \times$ Reference | $2 \times$ Reference |
| CY2308-5H | Bank A or Bank B | Reference /2 | Reference $/ 2$ |

## Zero Delay and Skew Control

Figure 2. REF. Input to CLKA/CLKB Delay Versus Difference in Loading Between FBK Pin and CLKA/CLKB Pins


## Output Load Difference: FBK Load - CLKAKCLKB Load (pF)

To close the feedback loop of the CY2308, the user has to connect any one of the eight available output pins to FBK pin. The output driving the FBK pin drives a total load of 7 pF plus any additional load that it drives. The relative loading of this output to the remaining outputs adjusts the input-output delay as shown in the Figure 2.

For applications requiring zero input-output delay, all outputs including the one providing feedback is equally loaded.

If input-output delay adjustments are required, use the Zero Delay and Skew Control graph to calculate loading differences between the feedback output and remaining outputs.
For zero output-output skew, outputs are loaded equally. For further information on using CY2308, refer to the application note CY2308: Zero Delay Buffer-AN1234.

[^0]
## Maximum Ratings

Supply voltage to ground potential ............... -0.5 V to +7.0 V
DC input voltage (except REF)............ -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC input voltage REF $\qquad$
Storage temperature $\qquad$

Junction temperature $150{ }^{\circ} \mathrm{C}$
Static discharge voltage (MIL-STD-883, Method 3015) >2000 V

## Operating Conditions for Commercial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature (ambient temperature) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance, below 100 MHz | - | 30 | pF |
|  | Load capacitance, from 100 MHz to 133 MHz | - | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance ${ }^{[7]}$ | - | 7 | pF |
| $\mathrm{t}_{\mathrm{PU}}$ | Power up time for all $\mathrm{V}_{\mathrm{DDs}}$ to reach minimum specified voltage <br> (power ramps must be monotonic) | 0.05 | 50 | ms |

## Electrical Characteristics for Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW voltage |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.0 | - | V |
| $\mathrm{I}_{\text {IL }}$ | Input LOW current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {I }}$ | Input HIGH current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | - | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ${ }^{[8]}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ${ }^{[8]}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | 2.4 | - | V |
| $\mathrm{I}_{\text {DD }}$ (PD mode) | Power down supply current | REF $=0 \mathrm{MHz}$ | - | 12.0 | $\mu \mathrm{A}$ |
| ${ }^{\text {ID }}$ | Supply current | Unloaded outputs, 100 MHz REF, select inputs at $V_{D D}$ or GND | - | 45.0 | mA |
|  |  |  | - | $\begin{gathered} 70.0 \\ (-1 \mathrm{H},-5 \mathrm{H}) \end{gathered}$ | mA |
|  |  | Unloaded outputs, 66 MHz REF ( $-1,-2,-3,-4$ ) | - | 32.0 | mA |
|  |  | Unloaded outputs, 33 MHz $\operatorname{REF}(-1,-2,-3,-4)$ | - | 18.0 | mA |

## Switching Characteristics for Commercial Temperature Devices

| Parameter ${ }^{[9]}$ | Name | Test Conditions | Min | Typ. | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {in }}$ | Input frequency | - | 10 | - | 133.3 | MHz |
| $\mathrm{t}_{1}$ | Output frequency | 30 pF load | 10 | - | 100 <br> $(-1,-2,-3,-4)$ <br> $66.67(-5 \mathrm{H})$ | MHz |
| $\mathrm{t}_{1}$ | Output frequency | 20 pF load, $-1 \mathrm{H},-5 \mathrm{H}$ devices | 10 | - | $133.3(-1 \mathrm{H})$ <br> $66.67(-5 \mathrm{H})$ | MHz |
| $\mathrm{t}_{1}$ | Output frequency | 15 pF load, $-1,-2,-3,-4$ <br> devices | 10 | - | 133.3 | MHz |

## Notes

7. Applies to both Ref clock and FBK.
8. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
9. All parameters are specified with loaded outputs.

## Switching Characteristics for Commercial Temperature Devices (continued)

| Parameter ${ }^{[9]}$ | Name | Test Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tPD }}$ | $\begin{aligned} & \text { Duty cycle }{ }^{[10,12]}=\mathrm{t}_{2} \div \mathrm{t}_{1} \\ & (-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4 V , $\mathrm{F}_{\text {OUT }}=$ 66.66 MHz, 30 pF load | 40.0 | 50.0 | 60.0 | \% |
| $\mathrm{t}_{\text {PD }}$ | $\begin{aligned} & \text { Duty cycle }{ }^{[10,12]}=\mathrm{t}_{2} \div \mathrm{t}_{1} \\ & (-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4 V , $\mathrm{F}_{\text {OUT }}<$ $50 \mathrm{MHz}, 15 \mathrm{pF}$ load | 45.0 | 50.0 | 55.0 | \% |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Rise time }^{[10, ~ 12]} \\ & (-1,-2,-3,-4) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 2.20 | ns |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Rise time }^{[10,12]} \\ & (-1,-2,-3,-4) \end{aligned}$ | Measured between 0.8 V and 2.0 V , 15 pF load | - | - | 1.50 | ns |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Rise time }{ }^{[10,12]} \\ & (-1 H,-5 H) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 1.50 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Fall time }{ }^{[10,12]} \\ & (-1,-2,-3,-4) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 2.20 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Fall time }{ }^{[10,12]} \\ & (-1,-2,-3,-4) \end{aligned}$ | Measured between 0.8 V and 2.0 V , 15 pF load | - | - | 1.50 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Fall time }{ }^{[10,12]} \\ & (-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 1.25 | ns |
| $\mathrm{t}_{5}$ | Output to output skew on same Bank $(-1,-2,-3,-4)^{[10,12]}$ | All outputs equally loaded | - | - | 200 | ps |
|  | Output to output skew ( -1 H , -5 H ) | All outputs equally loaded | - | - | 200 | ps |
|  | Output Bank A to output Bank B skew ( $-1,-4,-5 \mathrm{H}$ ) | All outputs equally loaded | - | - | 200 | ps |
|  | Output Bank A to output Bank B skew ( $-2,-3$ ) | All outputs equally loaded | - | - | 400 | ps |
| $\mathrm{t}_{6}$ | Delay, REF rising edge to FBK rising edge ${ }^{[10,12]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | 0 | $\pm 250$ | ps |
| ${ }^{\text {t }}$ | Device to device skew ${ }^{[10,12]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the FBK pins of devices | - | 0 | 700 | ps |
| $\mathrm{t}_{8}$ | Output slew rate ${ }^{[10,12]}$ | Measured between 0.8 V and 2.0 V on $-1 \mathrm{H},-5 \mathrm{H}$ device using Test Circuit 2 | 1 | - |  | V/ns |
| $\mathrm{t}_{\mathrm{J}}$ | Cycle to cycle Jitter ${ }^{[10,12]}$ ( $-1,-1 \mathrm{H},-4,-5 \mathrm{H}$ ) | Measured at 66.67 MHz , loaded outputs, 15 pF load | - | 75 | 200 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load | - | - | 200 | ps |
|  |  | Measured at 133.3 MHz , loaded outputs, 15 pF load | - | - | 100 | ps |
| $\mathrm{t}_{J}$ | Cycle to cycle Jitter ${ }^{[10,12]}$ $(-2,-3)$ | Measured at 66.67 MHz , loaded outputs, 30 pF load | - | - | 400 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 15 pF load | - | - | 400 | ps |
| tock | PLL lock time ${ }^{[10,12]}$ | Stable power supply, valid clocks presented on REF and FBK pins | - | - | 1.0 | ms |

## Notes

10. All parameters are specified with loaded outputs.
11. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
12. All parameters are specified with loaded outputs.

## Operating Conditions for Industrial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating temperature (ambient temperature) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance, below 100 MHz | - | 30 | pF |
|  | Load capacitance, from 100 MHz to 133 MHz | - | 15 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance ${ }^{[13]}$ | - | 7 | pF |
| $\mathrm{t}_{\mathrm{PU}}$ | Power up time for all $\mathrm{V}_{\mathrm{DDs}}$ to reach minimum specified voltage <br> (power ramps must be monotonic) | 0.05 | 50 | ms |

## Electrical Characteristics for Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW voltage |  | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.0 | - | V |
| $\mathrm{I}_{\text {IL }}$ | Input LOW current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | - | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input HIGH current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | - | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ${ }^{[14,15]}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ${ }^{[14,15]}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | 2.4 | - | V |
| IDD (PD mode) | Power down supply current | REF $=0 \mathrm{MHz}$ | - | 25.0 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{DD}}$ | Supply current | Unloaded outputs, 100 MHz , Select inputs at $\mathrm{V}_{\mathrm{DD}}$ or GND | - | 45.0 | mA |
|  |  |  | - | $70(-1 \mathrm{H},-5 \mathrm{H})$ | mA |
|  |  | Unloaded outputs, 66 MHz REF $(-1,-2,-3,-4)$ | - | 35.0 | mA |
|  |  | Unloaded outputs, 66 MHz REF $(-1,-2,-3,-4)$ | - | 20.0 | mA |

## Switching Characteristics for Industrial Temperature Devices

| Parameter ${ }^{[15]}$ | Name | Test Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\text {in }}$ | Input frequency | - | 10 | - | 133.3 | MHz |
| $\mathrm{t}_{1}$ | Output frequency | 30 pF load | 10 | - | 100 <br> $(-1,-2,-3,-4)$ <br> $66.67(-5 \mathrm{H})$ | MHz |
| $\mathrm{t}_{1}$ | Output frequency | 20 pF load, $-1 \mathrm{H},-5 \mathrm{H}$ devices | 10 | - | $133.3(-1 \mathrm{H})$ <br> $66.67(-5 \mathrm{H})$ | MHz |
| $\mathrm{t}_{1}$ | Output frequency | 15 pF load, $-1,-2,-3,-4$ devices | 10 | - | 133.3 | MHz |
| $\mathrm{t}_{\text {PD }}$ | Duty cycle <br> $(-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H})$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {OUT }}=$ <br> 66.66 MHz 30 pF load | 40.0 | 50.0 | 60.0 | $\%$ |
| $\mathrm{t}_{\text {PD }}$ | Duty cycle <br> $(-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H})$ | Measured at 1.4 V, FouT $<$ <br> $50 \mathrm{MHz}, 15 \mathrm{pF}$ load | 45.0 | 50.0 | 55.0 | $\%$ |
| $\mathrm{t}_{3}$ | Rise time ${ }^{[14,15]}$ <br> $(-1,-2,-3,-4)$ | Measured between 0.8 V and <br> $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 2.50 | ns |
| $\mathrm{t}_{3}$ | Rise time ${ }^{[14,15]}$ <br> $(-1,-2,-3,-4)$ | Measured between 0.8 V and <br> $2.0 \mathrm{~V}, 15 \mathrm{pF}$ load | - | - | 1.50 | ns |

## Notes

13. Applies to both Ref clock and FBK.
14. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
15. All parameters are specified with loaded outputs.

## Switching Characteristics for Industrial Temperature Devices (continued)

| Parameter ${ }^{[15]}$ | Name | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{3}$ | $\begin{aligned} & \text { Rise time }{ }^{[16, ~ 17]} \\ & (-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 1.50 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Fall time }{ }^{[16,17]} \\ & (-1,-2,-3,-4) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 2.50 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Fall time }{ }^{[16,17]} \\ & (-1,-2,-3,-4) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 15 \mathrm{pF}$ load | - | - | 1.50 | ns |
| $\mathrm{t}_{4}$ | $\begin{aligned} & \text { Fall time }{ }^{[16,17]} \\ & (-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | - | - | 1.25 | ns |
| $\mathrm{t}_{5}$ | Output to output skew on same Bank ( $-1,-2,-3,-4)^{[16,17]}$ | All outputs equally loaded | - | - | 200 | ps |
|  | Output to output skew $(-1 \mathrm{H},-5 \mathrm{H})$ | All outputs equally loaded | - | - | 200 | ps |
|  | Output Bank A to output Bank B skew ( $-1,-4,-5 \mathrm{H}$ ) | All outputs equally loaded | - | - | 200 | ps |
|  | Output Bank A to output Bank B skew ( $-2,-3$ ) | All outputs equally loaded | - | - | 400 | ps |
| $\mathrm{t}_{6}$ | Delay, REF rising edge to FBK rising edge ${ }^{[16,17]}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | - | 0 | $\pm 250$ | ps |
| ${ }^{\text {t }}$ | Device to device skew ${ }^{[16,17]}$ | Measured at $V_{D D} / 2$ on the FBK pins of devices | - | 0 | 700 | ps |
| $\mathrm{t}_{8}$ | Output slew rate ${ }^{[16,17]}$ | Measured between 0.8 V and 2.0 V on $-1 \mathrm{H},-5 \mathrm{H}$ device using Test Circuit 2 | 1 | - | - | V/ns |
| $\mathrm{t}_{J}$ | Cycle to cycle Jitter ${ }^{[16, ~ 17]}$$(-1,-1 \mathrm{H},-4,-5 \mathrm{H})$ | Measured at 66.67 MHz , loaded outputs, 15 pF load | - | 75 | 200 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load | - | - | 200 | ps |
|  |  | Measured at 133.3 MHz , loaded outputs, 15 pF load | - | - | 100 | ps |
| $\mathrm{t}_{J}$ | Cycle to cycle Jitter ${ }^{[16,17]}$ $(-2,-3)$ | Measured at 66.67 MHz , loaded outputs, 30 pF load | - | - | 400 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 15 pF load | - | - | 400 | ps |
| tıock | PLL lock time ${ }^{[16,17]}$ | Stable power supply, valid clocks presented on REF and FBK pins | - | - | 1.0 | ms |

[^1]CY2308

## Switching Waveforms

Figure 3. Duty Cycle Timing


Figure 4. All Outputs Rise/Fall Time


Figure 5. Output-Output Skew


Figure 6. Input-Output Propagation Delay


Figure 7. Device-Device Skew


## Typical Duty Cycle ${ }^{[8]}$ and $I_{D D}$ Trends ${ }^{[19]}$ for CY2308-1,2,3,4



## Notes

18. Duty cycle is taken from typical chip measured at 1.4 V .
19. $I_{D D}$ data is calculated from $I_{D D}=I_{C O R E}+n C V f$, where $I_{C O R E}$ is the unloaded current.
( $\mathrm{n}=$ = number of outputs; $\mathrm{C}=$ Capacitance load per output ( F ); $\mathrm{V}=$ Voltage supply $(\mathrm{V})$; $f=$ frequency $(\mathrm{Hz})$.

## Typical Duty Cycle ${ }^{[20]}$ and $\mathrm{I}_{\mathrm{DD}}$ Trends ${ }^{[21]}$ for CY2308-1H, 5H




IDD vs Number of Loaded Outputs
(for 30 pF Loads over Frequency - 3.3V, 25C)


Duty Cycle Vs VDD
(for 15 pF Loads over Frequency - 3.3V, 25C)




## Notes

20. Duty cycle is taken from typical chip measured at 1.4 V .
21. $I_{D D}$ data is calculated from $I_{D D}=I_{C O R E}+n C V f$, where $I_{C O R E}$ is the unloaded current.
( $\mathrm{n}=$ number of outputs; $\mathrm{C}=$ Capacitance load per output $(\mathrm{F}) ; \mathrm{V}=$ Voltage supply $(\mathrm{V}) ; \mathrm{f}=$ frequency $(\mathrm{Hz})$

## Test Circuits



Test Circuit for all parameters except $\mathrm{t}_{8}$

Test Circuit 2


Test Circuit for $\mathrm{t}_{8}$, Output slew rate on $-1 \mathrm{H},-5 \mathrm{H}$ device

## Ordering Information

| Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: |
| CY2308SI-1T ${ }^{[22]}$ | 16-pin 150 mil SOIC - Tape and Reel | Industrial |
| CY2308SI-1H ${ }^{[22]}$ | 16-pin 150 mil SOIC | Industrial |
| CY2308SI-1HT ${ }^{[22]}$ | 16-pin 150 mil SOIC - Tape and Reel | Industrial |
| CY2308ZI-1H ${ }^{[22]}$ | 16-pin 4.4 mm TSSOP | Industrial |
| CY2308ZI-1HT ${ }^{[22]}$ | 16-pin 4.4 mm TSSOP -Tape and Reel | Industrial |
| CY2308SI-2 ${ }^{[22]}$ | 16-pin 150 mil SOIC | Industrial |
| CY2308SI-2T ${ }^{[22]}$ | 16-pin 150 mil SOIC - Tape and Reel | Industrial |

[^2]Ordering Information (continued)

| Ordering Code | Package Type | Operating Range |
| :--- | :--- | :--- |
| Pb-free | $16-$ pin 150 mil SOIC | Commercial |
| CY2308SXC-1 | $16-$ pin 150 mil SOIC - Tape and Reel | Commercial |
| CY2308SXC-1T | $16-$ pin 150 mil SOIC | Industrial |
| CY2308SXI-1 | $16-$ pin 150 mil SOIC - Tape and Reel | Industrial |
| CY2308SXI-1T | $16-$ pin 150 mil SOIC | Commercial |
| CY2308SXC-1H | $16-$ pin 150 mil SOIC -Tape and Reel | Commercial |
| CY2308SXC-1HT | $16-$ pin 150 mil SOIC | Industrial |
| CY2308SXI-1H | $16-$ pin 150 mil SOIC - Tape and Reel |  |
| CY2308SXI-1HT | $16-$ pin 4.4 mm TSSOP | Commercial |
| CY2308ZXC-1H | $16-$ pin 4.4 mm TSSOP - Tape and Reel | Commercial |
| CY2308ZXC-1HT | $16-$ pin 4.4 mm TSSOP | Industrial |
| CY2308ZXI-1H | $16-$ pin 4.4 mm TSSOP - Tape and Reel |  |
| CY2308ZXI-1HT | $16-$ pin 150 mil SOIC | Commercial |
| CY2308SXC-2 | $16-$ pin 150 mil SOIC - Tape and Reel | Commercial |
| CY2308SXC-2T | $16-$ pin 150 mil SOIC | Industrial |
| CY2308SXI-2 | $16-$ pin 150 mil SOIC - Tape and Reel | Industrial |
| CY2308SXI-2T | $16-$ pin 150 mil SOIC | Commercial |
| CY2308SXC-3 | $16-$ pin 150 mil SOIC - Tape and Reel | Commercial |
| CY2308SXC-3T | $16-$ pin 150 mil SOIC | Industrial |
| CY2308SXI-3 | $16-$ pin 150 mil SOIC - Tape and Reel | Commercia |
| CY2308SXI-3T | $16-$ pin 150 mil SOIC | Commercial |
| CY2308SXC-4 | $16-$ pin 150 mil SOIC - Tape and Reel | Industrial |
| CY2308SXC-4T | $16-$ pin 150 mil SOIC |  |
| CY2308SXI-4 | $16-$ pin 150 mil SOIC - Tape and Reel |  |
| CY2308SXI-4T |  |  |

Ordering Code Definitions


## Package Drawings and Dimensions

Figure 8. 16-Pin ( 150 Mil ) SOIC S16.15


Figure 9. 16-Pin TSSOP 4.40 mm Body Z16.173


CY2308

## Acronyms

Table 2. Acronyms Used in this Document

| Acronym | Description |
| :--- | :--- |
| FBK | Feedback |
| PLL | Phase locked loop |
| MUX | Multiplexer |

## Document Conventions

## Units of Measure

Table 3. Units of Measure

| Symbol | Unit of Measure | Symbol |  |
| :--- | :--- | :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degrees Celsius | $\mu \mathrm{W}$ | microwatts |
| dB | decibels | mA | milliamperes |
| fC | femtoCoulomb | mm | millimeters |
| fF | femtofarads | ms | milliseconds |
| Hz | hertz | mV | millivolts |
| KB | 1024 bytes | nA | nanoamperes |
| Kbit | 1024 bits | ns | nanoseconds |
| kHz | kilohertz | nV | nanovolts |
| $\mathrm{k} \Omega$ | kilohms | $\Omega$ | ohms |
| MHz | megahertz | pA | picoamperes |
| $\mathrm{M} \Omega$ | megaohms | pF | picofarads |
| $\mu \mathrm{A}$ | microamperes | pp | peak-to-peak |
| $\mu \mathrm{F}$ | microfarads | ppm | parts per million |
| $\mu \mathrm{H}$ | microhenrys | ps | picoseconds |
| $\mu \mathrm{s}$ | microseconds | sps | samples per second |
| $\mu \mathrm{V}$ | microvolts | $\sigma$ | sigma: one standard deviation |
| $\mu \mathrm{Vrms}$ | microvolts root-mean-square |  |  |

## Document History Page

Document Title: CY2308 3.3V Zero Delay Buffer
Document Number: 38-07146

| Rev. | ECN | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 110255 | SZV | 12/17/01 | Changed from Specification number: 38-00528 to 38-07146 |
| *A | 118722 | RGL | 10/31/02 | Added Note 1 in page 2. |
| *B | 121832 | RBI | 12/14/02 | Power up requirements added to Operating Conditions Information |
| *C | 235854 | RGL | 06/24/04 | Added Pb-free Devices |
| *D | 310594 | RGL | 02/09/05 | Removed obsolete parts in the ordering information table Specified typical value for cycle-to-cycle jitter |
| *E | 1344343 | KVM/VED | 08/20/07 | Brought the Ordering Information Table up to date: removed three obsolete parts and added two parts Changed titles to tables that are specific to commercial and industrial temperature ranges |
| *F | 2568575 | AESA | 09/19/08 | Updated template. Added Note "Not recommended for new designs." <br> Changed IDD (PD mode) from 12.0 to $25.0 \mu \mathrm{~A}$ for Commercial and Industrial <br> Temperature Devices <br> Deleted Duty Cycle parameters for $\mathrm{F}_{\text {out }}<50 \mathrm{MHz}$ <br> Removed CY2308SI-4, CY2308SI-4T and CY2308SC-5HT. |
| *G | 2632364 | KVM | 01/08/09 | Corrected TSSOP package size (from 150 mil to 4.4 mm ) in Ordering Information table |
| *H | 2673353 | KVM/PYRS | 03/13/09 | Reverted IDD (PD mode) and Duty Cycle parameters back to the values in revision *E: <br> Changed IDD (PD mode) from 25 to $12 \mu \mathrm{~A}$ for commercial temperature devices Added Duty Cycle parameters for $\mathrm{F}_{\text {out }}<50 \mathrm{MHz}$ for commercial and industrial devices. |
| * | 2897373 | CXQ | 03/22/10 | Updated ordering information table. Updated copyright section. Updated package diagrams. |
| *J | 2971365 | BASH | 07/06/10 | Updated input to output skew and power down current number in Functional Description, page 1 <br> Update pin descriptions in 'Pin Description' column, Table1, page 2 <br> Added 'Input Frequency' parameter and output frequency for -1 H and -5 H in 'Switching Characteristics Table' and removed footnote, page 4, 5, and 7. <br> Modified Description on page-1 and page-3 to make clear that user has to select one of the outputs to drive feedback. <br> Added footnote in 'Available CY2308 Configurations' Table, page-3, for clarification. |
| *K | 3047133 | CXQ | 10/04/2010 | Sunset Review. No change to datasheet from last revision. |
| *L | 3055192 | CXQ | 10/11/2010 | Removed part CY2308SXI-5H and CY2308SXI-5HI |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    5. User has to select one of the available outputs that drive the feedback pin and need to connect selected output pin to FBK pin externally.
    6. Output phase is indeterminant ( $0^{\circ}$ or $180^{\circ}$ from input clock). If phase integrity is required, use CY2308-2.

[^1]:    Notes
    16. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
    17. All parameters are specified with loaded outputs.

[^2]:    Note
    22. Not recommended for new designs.

