# 

# LOCO™ PLL CLOCK MULTIPLIER

#### DATASHEET

#### ICS501

#### Description

The ICS501 LOCO<sup>TM</sup> is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phase-Locked Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal to produce output clocks up to 160 MHz.


Stored in the chip's ROM is the ability to generate nine different multiplication factors, allowing one chip to output many common frequencies (see table on page 2).

The device also has an output enable pin which tri-states the clock output when the OE pin is taken low.

This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined or guaranteed. For applications which require defined input to output skew, use the ICS570B.

#### **Features**


- Packaged as 8-pin SOIC, MSOP, or die
- RoHS 5 (green) or RoHS 6 (green and lead free) compliant packaging
- IDT's lowest cost PLL clock
- Zero ppm multiplication error
- Input crystal frequency of 5 27 MHz
- Input clock frequency of 2 50 MHz
- Output clock frequencies up to 160 MHz
- Extremely low jitter of 25 ps (one sigma)
- Compatible with all popular CPUs
- Duty cycle of 45/55 up to 160 MHz
- Nine selectable frequencies
- Operating voltage of 3.3 V or 5.0 V
- Tri-state output for board level testing
- 25 mA drive capability at TTL levels
- · Ideal for oscillator replacement
- Industrial temperature version available
- Advanced, low-power CMOS process



# Block Diagram

Downloaded from Elcodis.com electronic components distributor

# **Pin Assignment**



# **Clock Output Table**

<b>S</b> 1	<b>S</b> 0	CLK	Minimum Input
0	0	4X input	per page 5
0	М	5.3125X input	20 MHz
0	1	5X input	per page 5
М	0	6.25X input	4 MHz
М	М	2X input	per page 5
М	1	3.125X input	8 MHz
1	0	6X input	per page 5
1	М	3X input	per page 5
1	1	8X input	per page 5

0 =connect directly to ground

1 = connect directly to VDD

M = leave unconnected (floating)

# **Common Output Frequency Examples (MHz)**

Output	20	24	30	32	33.33	37.5	40	48	50	60	62.5
Input	10	12	10	16	16.66	12	10	12	16.66	10	20
Selection (S1, S0)	Μ, Μ	М, М	1, M	М, М	M, M	M, 1	0, 0	0, 0	1, M	1, 0	M, 1
Output	64	66.66	72	75	80	83.33	90	100	106.25	120	125
Input	16	16.66	12	12	10	16.66	15	20	20	15	20
Selection (S1, S0)	0, 0	0, 0	1, 0	M, 0	1, 1	0, 1	1, 0	0, 1	0, M	1, 1	M, 0

#### **Pin Descriptions**

Pin Number	Pin Name	Pin Type	Pin Description
1	XI/ICLK	Input	Crystal connection or clock input.
2	VDD	Power	Connect to +3.3 V or +5 V.
3	GND	Power	Connect to ground.
4	S1	Tri-level linput	Select 1 for output clock. Connect to GND or VDD or float.
5	CLK	Output	Clock output per table above.
6	S0	Tri-level Input	Select 0 for output clock. Connect to GND or VDD or float.
7	OE	Input	Output enable. Tri-states CLK output when low. Internal pull-up.
8	X2	Output	Crystal connection. Leave unconnected for clock input.

#### **External Components**

#### **Decoupling Capacitor**

As with any high-performance mixed-signal IC, the ICS501 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of  $0.01\mu$ F must be connected between VDD and the GND. It must be connected close to the ICS501 to minimize lead inductance. No external power supply filtering is required for the ICS501.

#### **Series Termination Resistor**

A  $33\Omega$  terminating resistor can be used next to the CLK pin for trace lengths over one inch.

#### **Crystal Load Capacitors**

The total on-chip capacitance is approximately 12 pF. A parallel resonant, fundamental mode crystal should be used. The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal ( $C_L$  -12 pF)\*2. In this equation,  $C_L$ = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 8 pF [(16-12) x 2 = 8].

#### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS501. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	-40 to +85° C
Storage Temperature	-65 to +150° C
Soldering Temperature	260° C

#### **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature (commercial)	0		+70	°C
Ambient Operating Temperature (industrial)	-40		85	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+5.25	V

#### **DC Electrical Characteristics**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.0		5.25	V
Input High Voltage, ICLK only	V <sub>IH</sub>	ICLK (pin 1)	(VDD/2)+1			V
Input Low Voltage, ICLK only	V <sub>IL</sub>	ICLK (pin 1)			(VDD/2)-1	V
Input High Voltage	V <sub>IH</sub>	OE (pin 7)	2.0			V
Input Low Voltage	V <sub>IL</sub>	OE (pin 7)			0.8	V
Input High Voltage	V <sub>IH</sub>	S0, S1	VDD-0.5			V
Input Low Voltage	V <sub>IL</sub>	S0, S1			0.5	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -25 mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 25 mA			0.4	V
IDD Operating Supply Current, 20		No load, 100M		20		mA
Short Circuit Current		CLK output		<u>+</u> 70		mA
On-Chip Pull-up Resistor		Pin 7		270		kΩ
Input Capacitance, S1, S0, and OE		Pins 4, 6, 7		4		pF
Nominal Output Impedance				20		Ω

VDD=5.0 V ±5% , Ambient temperature -40 to +85° C, unless stated otherwise

Downloaded from Elcodis.com electronic components distributor

#### **AC Electrical Characteristics**

VDD = 5.0 V ±5%, Ambient Temperature -40 to +85° C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Input Frequency, crystal input	F <sub>IN</sub>		5		27	MHz
Input Frequency, clock input	F <sub>IN</sub>		2		50	MHz
Output Frequency, VDD = 4.75 to 5.25 V	F <sub>OUT</sub>	0° C to +70° C	13		160	MHz
		-40° C to +85° C	13		140	MHz
Output Frequency, VDD = 3.0 to 3.6 V	F <sub>OUT</sub>	0° C to +70° C	13		100	MHz
		-40° C to +85° C	13		90	MHz
Output Clock Rise Time	t <sub>OR</sub>	0.8 to 2.0 V, Note 1		1		ns
Output Clock Fall Time	t <sub>OF</sub>	2.0 to 8.0 V, Note 1		1		ns
Output Clock Duty Cycle	t <sub>OD</sub>	1.5 V, up to 160 MHz	45	49-51	55	%
PLL Bandwidth			10			kHz
Output Enable Time, OE high to output on				50		ns
Output Disable Time, OE low to tri-state				50		ns
Absolute Clock Period Jitter	t <sub>ja</sub>	Deviation from mean		<u>+</u> 70		ps
One Sigma Clock Period Jitter	t <sub>js</sub>			25		ps

Note 1: Measured with 15 pF load.

#### **Thermal Characteristics for 8SOIC**


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to	$\theta_{JA}$	Still air		150		° C/W
Ambient	$\theta_{JA}$	1 m/s air flow		140		° C/W
	$\theta_{JA}$	3 m/s air flow		120		° C/W
Thermal Resistance Junction to Case	θ <sub>JC</sub>			40		° C/W
Thermal Resistance Junction to Top of Case	$\Psi_{JT}$	Still air		20		° C/W

#### **Thermal Characteristics for 8MSOP**

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still air		95		° C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			48		° C/W

LOCO<sup>™</sup> PLL CLOCK MULTIPLIER

ICS501




Package dimensions are kept current with JEDEC Publication No. 95

Package Outline and Package Dimensions (8-pin MSOP, 3.00 mm Body)

	Millimeters		Inch	nes*
Symbol	Min	Max	Min	Max
A		1.10		0.043
A1	0	0.15	0	0.006
A2	0.79	0.97	0.031	0.038
b	0.22	0.38	0.008	0.015
С	0.08	0.23	0.003	0.009
D	3.00 E	BASIC	0.118	BASIC
E	4.90 E	BASIC	0.193	BASIC
E1	3.00 E	BASIC	0.118	BASIC
е	0.65	Basic	0.0256	Basic
L	0.40	0.80	0.016	0.032
α	<b>0</b> °	<b>8</b> °	<b>0</b> °	8°
aaa	-	0.10	-	0.004


\*For reference only. Controlling dimensions in mm.



6


# Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



	Millimeters		Inch	nes*
Symbol	Min	Max	Min	Мах
A	1.35	1.75	.0532	.0688
A1	0.10	0.25	.0040	.0098
В	0.33	0.51	.013	.020
С	0.19	0.25	.0075	.0098
D	4.80	5.00	.1890	.1968
E	3.80	4.00	.1497	.1574
е	1.27 E	BASIC	0.050 BASIC	
Н	5.80	6.20	.2284	.2440
h	0.25	0.50	.010	.020
L	0.40	1.27	.016	.050
α	<b>0</b> °	<b>8</b> °	<b>0</b> °	<b>8</b> °

\*For reference only. Controlling dimensions in mm.



#### **Ordering Information**

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
501MLF	501MLF	Tubes	8-pin SOIC	0 to +70° C
501MLFT	501MLF	Tape and Reel	8-pin SOIC	0 to +70° C
501MILF	501MILF	Tubes	8-pin SOIC	-40 to +85° C
501MILFT	501MILF	Tape and Reel	8-pin SOIC	-40 to +85° C
501GLF	501GL	Tubes	8-pin MSOP	0 to +70° C
501GLFT	501GL	Tape and Reel	8-pin MSOP	0 to +70° C
501GILF	1GIL	Tubes	8-pin MSOP	-40 to +85° C
501GILFT	1GIL	Tape and Reel	8-pin MSOP	-40 to +85° C
501-DWF	-	Die on uncut, probed wafers		0 to +70° C
501-DPK	-	Tested die in waffle pack		0 to +70° C
501E-DPK	-	Tested die in waffle pack		0 to +70° C

#### "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

#### Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

#### **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

#### For Tech Support

www.idt.com/go/clockhelp

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA