


CGS74LCT2524 1 to 4 Minimum Skew (300 ps) 3V Clock Driver General Description Features

This minimum skew clock driver is a 3V option of the current CGS74CT2524 Minimum Skew Clock Driver and is designed for Clock Generation and Support (CGS) applications operating at low voltage, high frequencies. This device guarantees minimum output skew across the outputs of a given device.

Skew parameters are also provided as a means to measure duty cycle requirements as those found in high speed clocking systems. This minimum skew clock driver with one input driving four outputs, is specifically designed for signal generation and clock distribution applications.

- Ideal for low power/low noise high speed applications
- Guaranteed: 300 ps pin-to-pir
 - 300 ps pin-to-pin skew (t_{OSHL} and t_{OSLH})
- Implemented on National's FACT[™] family process
- 1 input to 4 outputs low skew clock distribution
- Symmetric output current drive: 12 mA I_{OH}/I_{OL}
- Industrial temperature of -40°C to +85°C
- 8-pin SOIC package
- Low dynamic power consumption above 20 MHz
- Guaranteed 2 kV ESD protection

Logic Symbol



The output pins act as a single entity and will follow the state of the CLK when the clock distribution chip is selected.

Pin Description


Pin Names	Description		
CLK	Clock Input		
O ₀ -O ₃	Outputs		


Truth Table

Inputs	Outputs		
CLK	0 ₀ -0 ₃		
L	L		
Н	Н		

L = Low Logic Level H = High Logic Level







See NS Package Number M08A

FACT[™] is a trademark of National Semiconductor Corporation.

© 2003 National Semiconductor Corporation DS011956

CGS74LCT2524

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to 7.0V
DC Input Voltage Diode Current (I_{IK})	
V = -0.5V	–20 mA
$V = V_{\rm CC} + 0.5 V$	+20 mA
DC Input Voltage (V _I)	–0.5V to $V_{\rm CC}$
	+0.5V
DC Output Diode Current (I _O)	
V = -0.5V	–20 mA
$V = V_{\rm CC} + 0.5 V$	+20 mA
DC Output Voltage (V _O)	–0.5V to $V_{\rm CC}$
	+0.5V
DC Output Source or Sink Current	
(I _O)	±50 mA
DC V _{CC} or Ground Current	
per Output Pin (I_{CC} or I_{GND})	±50 mA
Storage Temperature (T _{STG})	–65°C to +150°C

DC Electrical Characteristics

Over recommended operating conditions unless specified otherwise.

Junction Temperature (θ_{JA})

Airflow 0 225 500 LFM M 167 132 117 °C/W

Recommended Operating Conditions

Supply Voltage (V _{CC})	3.0V to 3.6V
Input Voltage (V _{IN})	0V to $V_{\rm CC}$
Output Voltage (V _O)	0V to $V_{\rm CC}$
Operating Temperature (T _A)	
Industrial	–40°C to +85°C
Industrial Commercial	-40°C to +85°C 0°C to +70°C

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the DC and AC Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions will define the conditions for actual device operation.

		Conditions			CGS74LCT2524		
Symbol	Parameter		V _{cc} (V)	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
			(*)	Тур	Typ Guaranteed Limits		
V _{IH}	Minimum High Level	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$	3.6	1.5	2.0	2.0	V
	Input Voltage						
V _{IL}	Maximum Low Level	$V_{OUT} = 0.1V \text{ or } V_{CC} - 0.1V$	3.6	1.5	0.8	0.8	V
	Input Voltage						
V _{OH}	Minimum High Level	$V_{IN} = V_{IL} \text{ or } V_{IH}, I_{OUT} = -50 \ \mu\text{A}$	3.0		2.9	2.9	V
	Output Voltage	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OH} = -12 \text{ mA}$	3.0		2.5	2.4	V
V _{OL}	Minimum Low Level	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OUT} = 50 \ \mu A$	3.0		0.1	0.1	V
	Output Voltage	$V_{IN} = V_{IL}$ or V_{IH} , $I_{OL} = -12$ mA	3.0		0.3	0.4	V
I _{IN}	Maximum Input	$V_{IN} = V_{CC}, GND$	3.6		±0.1	±1.0	μA
	Leakage Current						
I _{CCT}	Maximum I _{CC} /Input	V _{IN} = 3.0V	3.6			100	μA
I _{OLD}	Minimum Dynamic	$V_{OLD} = 0.8V \text{ (max)}$	3.6			36	mA
I _{OHD}	Output Current	$V_{OHD} = 2.0V \text{ (min)}$	3.6			-25	mA
I _{cc}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	3.6		2.5	10	μA
	Supply Current						

www.national.com

	mended operating conditions unless specifie				$eu at v_{CC} = 0.0$, 1 _A = 20
	Parameter		LCT2524 $V_{cc} = 3.0V \text{ to } 3.6V$ $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			
Symbol						
						Units
			$C_{L} = 50 \text{ pF}$			
		Min	R _L = 500Ω n Tvp Max			
+	Low-to-High Propagation Delay	6		Тур	15.0	ns
t _{PLH}	CLK to O _n	0			13.0	115
t _{PHL}	High-to-Low Propagation Delay	6			15.0	ns
PHL	CLK to O _n	0			13.0	115
_				$V_{\rm CC} = 3.0V \text{ to}$ $h_{\rm CC} = -40^{\circ}\text{C to}$		
Symbol	Parameter			$c_{\rm L} = -40^{\circ} \text{C to}$ $C_{\rm L} = 50 \text{ pl}$	+85°C F	Units
Symbol	Parameter	-		$A_{\perp} = -40^{\circ}C \text{ to}$ $C_{\perp} = 50 \text{ pl}$ $R_{\perp} = 500\Omega$	+85°C F	Units
	Parameter Maximum Operating Frequency		т,	$c_{\rm L} = -40^{\circ} \text{C to}$ $C_{\rm L} = 50 \text{ pl}$	+85°C F 2	Units
f _{max}			т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2	_
f _{max}	Maximum Operating Frequency		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max	MHz
f _{max} toshl	Maximum Operating Frequency Maximum Skew Common Edge		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max	MHz
f _{max} toshL	Maximum Operating Frequency Maximum Skew Common Edge Output-to-Output Variation (Note 2)		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max 300	MHz ps
max loshl loslh	Maximum Operating Frequency Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew Common Edge		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max 300	MHz ps
max loshl loslh	Maximum Operating FrequencyMaximum Skew Common EdgeOutput-to-Output Variation (Note 2)Maximum Skew Common EdgeOutput-to-Output Variation (Note 2)Maximum SkewPin (Signal) Transition Variation (Note 3)		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max 300 300	MHz ps ps
f _{max} toshl toslh t _{PS}	Maximum Operating Frequency Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max 300 300	MHz ps ps
f _{max} toshl toslh t _{PS}	Maximum Operating Frequency Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew Pin (Signal) Transition Variation (Note 3) Rise Time/Fall Time (from 0.8V to 2.0V/2.0V to 0.8V)		Min	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max 300 300 2.5	MHz ps ps ns
Symbol f _{max} t _{OSHL} t _{OSLH} t _{PS} t _{RISE} t _{FALL} T _{HIGH} T _{LOW}	Maximum Operating Frequency Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew Common Edge Output-to-Output Variation (Note 2) Maximum Skew Pin (Signal) Transition Variation (Note 3) Rise Time/Fall Time		т,	$C_{L} = -40^{\circ}C \text{ to }$ $C_{L} = 50 \text{ pl}$ $R_{L} = 500\Omega$ Typ	+85°C F 2 Max 300 300 2.5	MHz ps ps ns


Note 2: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). Limits are characterized and guaranteed by design @ 66 MHz.

Note 3: Pin transition skew is the absolute difference between HIGH-to-LOW and LOW-to-HIGH propagation delay, measured at a given output pin.

Note 4: Refer to Minimum Skew Parameters Measurement Information Chart for definitions of each skew specification.

Note 5: Load capacitance includes the test jig.


Timing Diagrams



CGS74LCT2524

Timing Diagrams (Continued)	_	
CLK Input 1.5V 1.5V 0 _n 50%		1195606
0 _n Time High	1.5V 01195604	
Test Circuit	R_L C_L (Note 4)	
R _L is 500Ω C _L is 50 pF for all propagation delays and skew measurements. Ordering Information (Contact NSC Mar-	01195607	
Family Clock Generation and Support Operating Temperature Range 74 = Commercial and Industrial	M =	aging = JEDEC SOIC se Type 4
Technology LCT = Low Voltage TTL Compatible CMOS		01195608

www.national.com



NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.