

DUAL 2:1 AND 1:2 DIFFERENTIAL-TO-LVDS MULTIPLEXER


ICS85454

GENERAL DESCRIPTION

The ICS85454 is a dual 2:1 and 1:2 Multiplexer and a member of the HiPerClockS™ family of high performance clock solutions from IDT. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one input to one of two outputs. This device is useful for multiplexing multi-rate Ethernet PHYs which have 100 M bit and 1000 bit transmit/receive pairs onto an optical SFP module which has a single transmit/receive pair. See Application Section for further information.

The ICS85454 is optimized for applications requiring very high performance and has a maximum operating frequency of 2.5GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards.


BLOCK DIAGRAM



FEATURES

- Three LVDS outputs
- Three differential clock inputs
- CLKx pair can accept the following differential input levels: LVPECL, LVDS, CML
- Maximum output frequency: 2.5GHz
- Additive phase jitter, RMS: 0.11ps (typical)
- Part-to-part skew: 200ps (maximum)
- Propagation delay: 425ps (maximum), QA/nQA 375ps (maximum), QBx/nQBx
- Full 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

PIN ASSIGNMENT



ICS85454
16-Lead VFQFN
 3mm x 3mm x 0.95 package body
K Package
 Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2	QB0, nQB0	Output		Differential output pair. LVDS interface levels.
3, 4	QB1, nQB1	Output		Differential output pair. LVDS interface levels.
5	CLKB	Input	Pulldown	Non-inverting LVPECL differential clock input.
6	nCLKB	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{DD}/2$ default when left floating.
7	CLK_SELB	Input	Pulldown	Clock select pin for QBx outputs. When HIGH, selects QB1, nQB1 outputs. When LOW, selects QB0, nQB0 outputs. LVCMOS/LVTTL interface levels.
8	GND	Power		Power supply ground.
9	nCLKA1	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{DD}/2$ default when left floating.
10	CLKA1	Input	Pulldown	Non-inverting LVPECL differential clock input.
11	nCLKA0	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{DD}/2$ default when left floating.
12	CLKA0	Input	Pulldown	Non-inverting LVPECL differential clock input.
13	V_{DD}	Power		Positive supply pin.
14	CLK_SELA	Input	Pulldown	Clock select pin for CLKA inputs. When HIGH, selects CLKA1/nCLKA1 inputs. When LOW, selects CLKA0/nCLKA0 inputs. LVCMOS/LVTTL interface levels.
15, 16	nQA, QA	Output		Differential output pair. LVDS interface levels.

NOTE: *Pulldown* and *Pullup* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$R_{PULLDOWN}$	Input Pulldown Resistors			37.5		$k\Omega$
$R_{VDD}/2$	Pullup/Pulldown Resistors			37.5		$k\Omega$

TABLE 3A. CONTROL INPUT FUNCTION TABLE, BANK A

Bank A	
Control Inputs	Outputs
CLK_SELA	QA, nQA
0	Selects CLKA0, nCLKA0
1	Selects CLKA1, nCLKA1

TABLE 3B. CONTROL INPUT FUNCTION TABLE, BANK B

Bank B		
Control Inputs	Outputs	
CLK_SELB	QB0, nQB0	QB1, nQB1
0	Follows CLKB input	Logic Low
1	Logic Low	Follows CLKB input

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O	
Continuous Current	10mA
Surge Current	15mA
Operating Temperature Range, T_A	-40°C to +85°C
Storage Temperature, T_{STG}	-65°C to 150°C
Package Thermal Impedance, θ_{JA}	51.5°C/W (0 lfpm) (Junction-to-Ambient)

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current				94	mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		1.7		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.7	V
I_{IH}	Input High Current	CLK_SELA, CLK_SELB $V_{DD} = V_{IN} = 2.625V$			150	μA
I_{IL}	Input Low Current	CLK_SELA, CLK_SELB $V_{DD} = 2.625V, V_{IN} = 0$	-10			μA

TABLE 4C. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ C$ TO $85^\circ C$

Symbol	Parameter	-40°C			25°C			85°C			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
I_{IH}	Input High Current			150			150			150	μA
I_{IL}	Input Low Current	-150			-150			-150			μA
V_{PP}	Peak-to-Peak Input Voltage	0.15		1.2	0.15		1.2	0.15		1.2	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2	1.2		V_{DD}	1.2		V_{DD}	1.2		V_{DD}	V

NOTE 1: Common mode input voltage is defined as V_{IH} .

NOTE 2: For single ended applications, the maximum input voltage for CLKAx, nCLKAx and CLKB, nCLKB is $V_{DD} + 0.3V$.

TABLE 4D. LVDS DC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	-40°C			25°C			85°C			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
V_{OD}	Differential Output Voltage	250	350	450	250	350	450	250	350	450	mV
ΔV_{OD}	V_{OD} Magnitude Change			30			30			30	mV
V_{OS}	Offset Voltage	0.93	1.18	1.43	0.97	1.22	1.47	1.02	1.27	1.52	V
ΔV_{OS}	V_{OS} Magnitude Change			10			10			10	mV

NOTE 1: Refer to Parameter Measurement Information, "2.5V Output Load Test Circuit" diagram.

TABLE 5. AC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^\circ\text{C}$ TO 85°C

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				2.5	GHz
t_{PD}	Propagation Delay; NOTE 1	QA, nQA	250		425	ps
		QBx, nQBx	200		375	ps
f_{jit}	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section; NOTE 4	QA, nQA		0.11		ps
		QBx, nQBx		0.11		ps
$t_{sk(pp)}$	Part-to-Part Skew; NOTE 2, 3				200	ps
$MUX_{ISOLATION}$	MUX Isolation			55		dB
t_R/t_F	Output Rise/Fall Time	20% to 80%	100		200	ps
odc	Output Duty Cycle	QA, nQA	47		53	%
		QBx, nQBx	48		52	%

All parameters are measured $\leq 1.2\text{GHz}$ unless otherwise noted.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Measured using clock input at 622MHz.


PARAMETER MEASUREMENT INFORMATION




OUTPUT LOAD 2.5V AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




PART-TO-PART SKEW



PROPAGATION DELAY



OUTPUT RISE/FALL TIME



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_{REF} should be 1.25V and $R2/R1 = 0.609$.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK/nCLK INPUT:

For applications not requiring the use of a differential input, both the CLK and nCLK pins can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from CLK to ground.

LVC MOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

OUTPUTS:

LVDS

All unused LVDS output pairs can be either left floating or terminated with 100 Ω across. If they are left floating, we recommend that there is no trace attached.

2.5V LVDS DRIVER TERMINATION

Figure 2 shows a typical termination for LVDS driver in characteristic impedance of 100Ω differential (50Ω single)

transmission line environment. For buffer with multiple LVDS driver, it is recommended to terminate the unused outputs.




FIGURE 2. TYPICAL LVDS DRIVER TERMINATION

THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through

solder as shown in Figure 3. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.





FIGURE 3. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

A TYPICAL APPLICATION FOR THE ICS85454

Used to connect a multi-rate PHY with the Tx/Rx pins of an SFP Module.


Problem Addressed: How to map the 2 Tx/Rx pairs of the multi-rate PHY to the single Tx/Rx pair on the SFP Module.



MODE 1, 100BASEX CONNECTED TO SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.


Bold red lines are active connections highlighting the signal path.



MODE 2, 100BASEX CONNECTED TO SFP

All lines are differential pairs, but drawn as single-ended to simplify the drawing.

Bold red lines are active connections highlighting the signal path.



POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85454. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85454 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 2.5V + 5\% = 2.625V$, which gives worst case results.

- $Power_{MAX} = V_{DD_MAX} * I_{DD_MAX} = 2.625V * 94mA = 247mW$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 51.5°C/W per Table 6 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ C + 0.247W * 51.5^\circ C/W = 97.7^\circ C. \text{ This is well below the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 16-PIN VFQFN, FORCED CONVECTION

θ_{JA} vs. 0 Air Flow (Linear Feet per Minute)	
	0
Multi-Layer PCB, JEDEC Standard Test Boards	51.5°C/W

RELIABILITY INFORMATION

TABLE 7. θ_{JA} vs. AIR FLOW TABLE FOR 16 LEAD VFQFN

θ_{JA} at 0 Air Flow (Linear Feet per Minute)	
Multi-Layer PCB, JEDEC Standard Test Boards	0 51.5°C/W

TRANSISTOR COUNT

The transistor count for ICS85454 is: 189

PACKAGE OUTLINE - K SUFFIX FOR 16 LEAD VFQFN




TABLE 8. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
SYMBOL	MINIMUM	MAXIMUM
N	16	
A	0.80	1.0
A1	0	0.05
A3	0.25 Reference	
b	0.18	0.30
e	0.50 BASIC	
N_D	4	
N_E	4	
D	3.0	
D2	1.0	1.8
E	3.0	
E2	1.0	1.8
L	0.30	0.50

Reference Document: JEDEC Publication 95, MO-220

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85454AK	454A	16 Lead VFQFN	Tube	-40°C to 85°C
85454AKT	454A	16 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C
85454AKLF	44AL	16 Lead "Lead-Free" VFQFN	Tube	-40°C to 85°C
85454AKLFT	44AL	16 Lead "Lead-Free" VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
A		13	Ordering Information Table - corrected lead-free marking.	7/20/06
B	T4D	4 7	LVDS DC Characteristics table - corrected V_{OD} , ΔV_{OD} , and ΔV_{OS} . Added <i>Thermal Release Path</i> .	12/21/06

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

netcom@idt.com
480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe

IDT Europe, Limited
321 Kingston Road
Leatherhead, Surrey
KT22 7TU
England
+44 (0) 1372 363 339
Fax: +44 (0) 1372 378851



www.IDT.com