

# 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer


#### **Features**

- 2.5V or 3.3V operation
- 200-MHz clock support
- LVPECL or LVCMOS/LVTTL clock input
- LVCMOS-/LVTTL-compatible inputs
- 12 clock outputs: drive up to 24 clock lines
- Synchronous Output Enable
- · Output three-state control
- 150 ps typical output-to-output skew
- Pin compatible with MPC948, MPC948L, MPC9448
- · Available in Commercial and Industrial temp. range
- 32-pin TQFP package

#### **Description**

The CY29948 is a low-voltage 200-MHz clock distribution buffer with the capability to select either a differential LVPECL or a LVCMOS/LVTTL compatible input clock. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible. The 12 outputs are LVCMOS or LVTTL compatible and can drive  $50\Omega$  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:24. The outputs can also be three-stated via the three-state input TS#. Low output-to-output skews make the CY29948 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems.

The CY29948 also provides a synchronous output enable input for enabling or disabling the output clocks. Since this input is internally synchronized to the input clock, potential output glitching or runt pulse generation is eliminated.





#### Pin Description<sup>[1]</sup>

Pin	Name	PWR	I/O	Description
3	PECL_CLK		I, PU	PECL Input Clock
4	PECL_CLK#		I, PD	PECL Input Clock
2	TCLK		I, PU	External Reference/Test Clock Input
9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31	Q(11:0)	VDDC	0	Clock Outputs
1	TCLK_SEL		I, PU	Clock Select Input. When LOW, PECL clock is selected. When HIGH TCLK is selected.
5	SYNC_OE		I, PU	Output Enable Input. When asserted HIGH, the outputs are enabled. When set LOW the outputs are disabled in a LOW state.
6	TS#		I, PU	Three-state Control Input. When asserted LOW, the output buffers are three-stated. When set HIGH, the output buffers are enabled.
10, 14, 18, 22, 26, 30	VDDC			2.5V or 3.3V Power Supply for Output Clock Buffers
7	VDD			2.5V or 3.3V Power Supply
8, 12, 16, 20, 24, 28, 32	VSS			Common Ground

## **Output Enable/Disable**

The CY29948 features a control input to enable or disable the outputs. This data is latched on the falling edge of the input clock. When SYNC\_OE is asserted LOW, the outputs are disabled in a LOW state. When SYNC\_OE is set HIGH, the outputs are enabled as shown in *Figure 1*.




Figure 1. SYNC\_OE Timing Diagram

#### Note

1. PD = Internal pull-down, PU = Internal pull-up.

Document #: 38-07288 Rev. \*C



#### Maximum Ratings<sup>[2]</sup>

Maximum Input Voltage Relative to V<sub>SS</sub>: ...... V<sub>SS</sub> – 0.3V Maximum Input Voltage Relative to V<sub>DD</sub>:.....V<sub>DD</sub> + 0.3V Storage Temperature: .....-65°C to + 150°C Operating Temperature: .....-40°C to +85°C Maximum ESD protection: ......2 kV Maximum Power Supply: ......5.5V Maximum Input Current: .....±20 mA

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the

 $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$ 

Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{SS}$  or  $V_{DD}$ ).

### **DC Parameters** $V_{DD} = V_{DDC} = 3.3V \pm 10\%$ or 2.5V $\pm 5\%$ , over the specified temperature range.

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Voltage	V <sub>DD</sub> = 3.3V, PECL_CLK single ended	1.49	_	1.825	V
		V <sub>DD</sub> = 2.5V, PECL_CLK single ended	1.10	_	1.45	
		All other inputs	V <sub>SS</sub>	_	0.8	
V <sub>IH</sub>	Input High Voltage	V <sub>DD</sub> = 3.3V, PECL_CLK single ended	2.135	_	2.42	V
		V <sub>DD</sub> = 2.5V, PECL_CLK single ended	1.75	-	2.0	
		All other inputs	2.0	-	$V_{DD}$	
I <sub>IL</sub>	Input Low Current <sup>[3]</sup>		_	-	-100	μA
I <sub>IH</sub>	Input High Current <sup>[3]</sup>		_	-	100	
V <sub>PP</sub>	Peak-to-Peak Input Voltage PECL_CLK		300	-	1000	mV
	Common Mode Range <sup>[4]</sup> PECL_CLK	$V_{DD} = 3.3V$	V <sub>DD</sub> – 2.0	-	V <sub>DD</sub> – 0.6	V
		V <sub>DD</sub> = 2.5V	V <sub>DD</sub> – 1.2	-	V <sub>DD</sub> – 0.6	
$V_{OL}$	Output Low Voltage <sup>[5]</sup>	I <sub>OL</sub> = 20 mA		-	0.4	V
V <sub>OH</sub>	Output High Voltage <sup>[5]</sup>	$I_{OH} = -20 \text{ mA}, V_{DD} = 3.3 \text{V}$	2.5	-	_	V
		$I_{OH} = -20 \text{ mA}, V_{DD} = 2.5 \text{V}$	1.8	1	_	
I <sub>DDQ</sub>	Quiescent Supply Current		-	5	7	mA
00	Dynamic Supply Current	V <sub>DD</sub> = 3.3V, Outputs @ 100 MHz, CL = 30 pF	-	180	_	mA
		V <sub>DD</sub> = 3.3V, Outputs @ 160 MHz, CL = 30 pF	_	270	_	
		V <sub>DD</sub> = 2.5V, Outputs @ 100 MHz, CL = 30 pF	_	125	_	
		V <sub>DD</sub> = 2.5V, Outputs @ 160 MHz, CL = 30 pF	_	190	_	
Zout	Output Impedance	V <sub>DD</sub> = 3.3V	12	15	18	Ω
		V <sub>DD</sub> = 2.5V	14	18	22	
C <sub>in</sub>	Input Capacitance		_	4	-	pF

- 2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
- Inputs have pull-up/pull-down resistors that effect input current.
  The V<sub>CMR</sub> is the difference from the most positive side of the differential input signal. Normal operation is obtained when the "High" input is within the V<sub>CMR</sub> range and the input lies within the V<sub>PP</sub> specification.
  Driving series or parallel terminated 50Ω (or 50Ω to V<sub>DD</sub>/2) transmission lines.



**AC Parameters**<sup>[6]</sup>  $V_{DD} = V_{DDC} = 3.3V \pm 10\%$  or 2.5V  $\pm 5\%$ , over the specified operating range.

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
Fmax	Input Frequency <sup>[7]</sup>	V <sub>DD</sub> = 3.3V		_	200	MHz
		V <sub>DD</sub> = 2.5V		-	170	
Tpd	PECL_CLK to Q Delay[7]	V <sub>DD</sub> = 3.3V	4.0	-	8.0	ns
	TCLK to Q Delay <sup>[7]</sup>		4.4	_	8.9	
	PECL_CLK to Q Delay <sup>[7]</sup>	V <sub>DD</sub> = 2.5V	6.0	_	10.0	
	TCLK to Q Delay <sup>[7]</sup>		6.4	_	10.9	
FoutDC	Output Duty Cycle <sup>[7, 8, 9]</sup>	Measured at V <sub>DD</sub> /2	45	_	55	%
tpZL, tpZH	Output Enable Time (all outputs)		2	_	10	ns
tpLZ, tpHZ	Output Disable Time (all outputs)		2	_	10	ns
Tskew	Output-to-Output Skew <sup>[7, 9]</sup>		-	150	250	ps
Tskew(pp)	Part-to-Part Skew <sup>[11]</sup>	PECL_CLK to Q	-	_	1.5	ns
		TCLK to Q	-	_	2.0	
Ts	Set-up Time <sup>[7, 10]</sup>	SYNC_OE to PECL_CLK	1.0	_	_	ns
		SYNC_OE to TCLK	0.0	_	_	
Th	Hold Time <sup>[7, 10]</sup>	PECL_CLK to SYNC_OE	0.0	_	_	ns
		TCLK to SYNC_OE	1.0	_	_	
Tr/Tf	Output Clocks Rise/Fall Time <sup>[9]</sup>	0.8V to 2.0V, V <sub>DD</sub> = 3.3V	0.20	-	1.0	ns
		0.6V to 1.8V, V <sub>DD</sub> = 2.5V	0.20	_	1.3	




Figure 2. LVCMOS\_CLK CY29948 Test Reference for  $V_{CC}$  = 3.3V and  $V_{CC}$  = 2.5V




Figure 3. PECL\_CLK CY29948 Test Reference for  $V_{CC}$  = 3.3V and  $V_{CC}$  = 2.5V

#### Notes:

- 6. Parameters are guaranteed by design and characterization. Not 100% tested in production. All parameters specified with loaded outputs.
- 7. Outputs driving  $50\Omega$  transmission lines.
- 8. 50% input duty cycle.
- 9. See Figures 2 and 3.
- 10. Setup and hold times are relative to the falling edge of the input clock
- 11. Part-to-Part skew at a given temperature and voltage.

Document #: 38-07288 Rev. \*C






Figure 4. Propagation Delay (TPD) Test Reference




Figure 5. LVCMOS Propagation Delay (TPD) Test Reference




Figure 6. Output Duty Cycle (FoutDC)




Figure 7. Output-to-Output Skew tsk(0)

[+] Feedback




# **Ordering Information**

Part Number	Package Type	Production Flow
CY29948AI	32 Pin TQFP	Industrial, -40°C to +85°C
CY29948AIT	32 Pin TQFP - Tape and Reel	Industrial, -40°C to +85°C
CY29948AC	32 Pin TQFP	Commercial, 0°C to +70°C
CY29948ACT	32 Pin TQFP - Tape and Reel	Commercial, 0°C to +70°C
Lead-free		
CY29948AXI	32 Pin TQFP	Industrial, -40°C to +85°C
CY29948AXIT	32 Pin TQFP - Tape and Reel	Industrial, -40°C to +85°C
CY29948AXC	32 Pin TQFP	Commercial, 0°C to +70°C
CY29948AXCT	32 Pin TQFP - Tape and Reel	Commercial, 0°C to +70°C



#### **Package Drawing and Dimensions**

#### 32-Lead Thin Plastic Quad Flatpack 7 x 7 x 1.0mm A32



All product and company names mentioned in this document may be trademarks of their respective holders.



# **Revision History**

Document Title: CY29948 2.5V or 3.3V, 200-MHz, 1:12 Clock Distribution Buffer Document Number: 38-07288					
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	111099	02/13/02	BRK	New datasheet	
*A	116782	08/14/02	HWT	Added Commercial Temperature Range	
*B	122880	12/22/02	RBI	Added power up requirements to Maximum Ratings	
*C	428221	See ECN	RGL	Added Lead-free devices	

Document #: 38-07288 Rev. \*C