

LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

ICS85411

GENERAL DESCRIPTION




The ICS85411 is a low skew, high performance 1-to-2 Differential-to-LVDS Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The CLK, nCLK pair can accept most standard differential input levels. The ICS85411 is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS85411 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- Two differential LVDS outputs
- One differential CLK, nCLK clock input
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 650MHz
- Translates any single ended input signal to LVDS levels with resistor bias on nCLK input
- Output skew: 20ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Additive phase jitter, RMS: 0.05ps (typical)
- Propagation delay: 2.5 ns (maximum)
- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead free (RoHS 6) packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS85411 8-Lead SOIC

3.90mm x 4.90mm x 1.37mm package body
M Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVDS interface levels.
5	GND	Power		Power supply ground.
6	nCLK	Input	Pulldown	Inverting differential clock input.
7	CLK	Input	Pullup	Non-inverting differential clock input.
8	V _{DD}	Power		Positive supply pin.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, I_O	
Continuous Current	10mA
Surge Current	15mA
Package Thermal Impedance, θ_{JA}	112.7°C/W (0 lfpm)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 10\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		2.97	3.3	3.63	V
I_{DD}	Power Supply Current				50	mA

TABLE 3B. DIFFERENTIAL DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 10\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
I_{IH}	Input High Current	CLK	$V_{DD} = V_{IN} = 3.63V$		5	μA
		nCLK	$V_{DD} = V_{IN} = 3.63V$		150	μA
I_{IL}	Input Low Current	CLK	$V_{DD} = 3.63V, V_{IN} = 0V$	-150		μA
		nCLK	$V_{DD} = 3.63V, V_{IN} = 0V$	-5		μA
V_{PP}	Peak-to-Peak Input Voltage; NOTE 1		0.15		1.3	V
V_{CMR}	Common Mode Input Voltage; NOTE 1, 2		0.5		$V_{DD} - 0.85$	V

NOTE 1: Common mode voltage is defined as V_{IH} .

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is $V_{DD} + 0.3V$.

TABLE 3C. LVDS DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 10\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OD}	Differential Output Voltage		247	325	454	mV
ΔV_{OD}	VOD Magnitude Change			0	50	mV
V_{OS}	Offset Voltage		1.325	1.45	1.575	V
ΔV_{OS}	VOS Magnitude Change			5	50	mV
I_{OFF}	Power Off Leakage		-20	± 1	+20	μA
I_{OSD}	Differential Output Short Circuit Current			-3.5	-5	mA
I_{OS}	Output Short Circuit Current			-3.5	-5	mA

TABLE 4. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 10\%$ $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency				650	MHz
t_{PD}	Propagation Delay; NOTE 1		1.5		2.5	ns
$tsk(o)$	Output Skew; NOTE 2, 4				20	ps
$tsk(pp)$	Part-to-Part Skew; NOTE 3, 4				250	ps
f_{jit}	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	(12kHz to 20MHz)		0.05		ps
t_R / t_F	Output Rise/Fall Time	20% to 80% @ 50MHz	150		350	ps
odc	Output Duty Cycle	> 500MHz	47		53	%
		$\leq 500MHz$	48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters measured at $f \leq 650MHz$ unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the ***dBc Phase Noise***. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz


band to the power in the fundamental. When the required offset is specified, the phase noise is called a ***dBc*** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the

device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


PARAMETER MEASUREMENT INFORMATION




3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




PART-TO-PART SKEW




OUTPUT SKEW



PROPAGATION DELAY




OUTPUT RISE/FALL TIME




$$\text{odc} = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




DIFFERENTIAL OUTPUT VOLTAGE SETUP


PARAMETER MEASUREMENT INFORMATION, CONTINUED




OFFSET VOLTAGE SETUP



POWER OFF LEAKAGE SETUP



OUTPUT SHORT CIRCUIT CURRENT SETUP



DIFFERENTIAL OUTPUT SHORT CIRCUIT CURRENT SETUP

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3V$, V_{REF} should be 1.25V and $R2/R1 = 0.609$.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

OUTPUTS:

LVDS

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSSL and other differential signals. Both signals must meet the V_{pp} and V_{CMR} input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples

only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HiPerClockS CLK/nCLK INPUT DRIVEN BY IDT HiPerClockS LVHSTL DRIVER




FIGURE 2B. HiPerClockS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HiPerClockS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HiPerClockS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. HiPerClockS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

LVDS DRIVER TERMINATION

A general LVDS interface is shown in *Figure 3*. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the

receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 3. TYPICAL LVDS DRIVER TERMINATION

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85411. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85411 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for $V_{DD} = 3.3V + 10\% = 3.63V$, which gives worst case results.

- Power (core)_{MAX} = $V_{DD_MAX} * I_{DD_MAX} = 3.63V * 50mA = 181.5mW$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * Pd_total + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.

Therefore, T_j for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ C + 0.182W * 103.3^\circ C/W = 88.8^\circ C. \text{ This is below the limit of } 125^\circ C.$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

TABLE 5. THERMAL RESISTANCE θ_{JA} FOR 8-LEAD SOIC, FORCED CONVECTION

θ_{JA} by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

RELIABILITY INFORMATION

TABLE 6. θ_{JA} VS. AIR FLOW TABLE FOR 8 LEAD SOIC

	θ_{JA} by Velocity (Linear Feet per Minute)		
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85411 is: 636

PACKAGE OUTLINE & DIMENSIONS

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	MINIMUM	MAXIMUM
N	8	
A	1.35	1.75
A1	0.10	0.25
B	0.33	0.51
C	0.19	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BASIC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
alpha	0°	8°

Reference Document: JEDEC Publication 95, MS-012

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85411AM	85411AM	8 lead SOIC	tube	0°C to 70°C
85411AMT	85411AM	8 lead SOIC	2500 tape & reel	0°C to 70°C
85411AMLF	85411ALF	8 lead "Lead Free" SOIC	tube	0°C to 70°C
85411AMLFT	85411ALF	8 lead "Lead Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
B	T4	1	Features - added Additive Phase Jitter bullet.	6/9/04
		4	AC Characteristics table - added tjit row.	
		5	Added Additive Phase Jitter Application Note	
B	T7	12	Ordering Information Table - added Lead Free Part Number.	6/16/04
C	T3C	3	Changed V_{DD} from $\pm 5\%$ to $\pm 10\%$ throughout datasheet. LVDS DC Characteristics Table - changed V_{OD} range from 200mV min./360mV max. to 247mV min./454mV max. Changed ΔV_{OD} from 40mV max. to 50mV max. Changed V_{OS} from 1.125mV min./1.375mV max. to 1.325mV min./1.575mV max. Changed ΔV_{OS} from 25mV max. to 50mV max.	9/19/06
		8	Added <i>Recommendations for Unused Output Pins.</i>	
		11	Added <i>Power Considerations.</i>	
C	T8	14	Ordering Information Table - corrected lead-free marking.	1/17/07
C	T3C	3	LVDS DC Characteristics Table - deleted V_{OH} & V_{OL} rows.	1/20/09

ICS85411

LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS FANOUT BUFFER

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 (inside USA)
+408-284-8200 (outside USA)
Fax: 408-284-2775
www.IDT.com/go/contactIDT

For Tech Support

netcom@idt.com
+480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800-345-7015 (inside USA)
+408-284-8200 (outside USA)



© 2009 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.
Printed in USA