

Features

- 3.3V operation (3.0V-3.6V)
- High speed
 - $t_{AA} = 10, 12, 15 \text{ ns}$
- · CMOS for optimum speed/power
- Low Active Power (L version)
 - 576 mW (max.)
- Low CMOS Standby Power (L version)
 - 1.80 mW (max.)
- · Automatic power-down when deselected
- · Independent control of upper and lower bits
- · Available in 44-pin TSOP II and 400-mil SOJ
- · Available in a 48-Ball Mini BGA package

64K x 16 Static RAM

Functional Description^[1]


The CY7C1021BNV is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₁ through I/O₈), is written into the location specified on the address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₉ through I/O₁₆) is written into the location specified on the address pins (A₀ through A₁₅).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O₁ to I/O₈. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O₉ to I/O₁₆. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_1$ through I/O $_{16}$) are placed in a <u>high</u>-impedance state when the <u>device</u> is <u>deselected</u> (\overline{CE} HIGH), the outputs are <u>disabled</u> (\overline{OE} HIGH), the BHE and BLE are <u>disabled</u> (\overline{BHE} , BLE HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1021BNV is available in 400-mil-wide SOJ, standard 44-pin TSOP Type II, and 48-ball mini BGA packages.



Note:


^{1.} For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com



Selection Guide

| | | | -10 | -12 | -15 |
|-----------------------------------|-----------------------|----|-----|-----|-----|
| Maximum Access Time (ns) | | 10 | 12 | 15 | |
| Maximum Operating Current (mA) | Commercial | | 160 | 150 | 140 |
| | Industrial | | 180 | 170 | 160 |
| Maximum CMOS Standby Current (mA) | Commercial/Industrial | | 5 | 5 | 5 |
| | | L | 0.5 | 0.5 | 0.5 |

Pin Configurations





Maximum Ratings

| (Above which the useful life may be impa lines, not tested.) | ired. | For user gu | ide- |
|--|---------------|--------------|-------------|
| Storage Temperature | -65 | C to +150 | С |
| Ambient Temperature with Power Applied | _55 | C to +125 | С |
| Supply Voltage on V _{CC} to Relative GND ^[1] | ^[] | -0.5V to +4. | 6V |
| DC Voltage Applied to Outputs | 0.5\ | / to \/ ±0 | 5\ / |

| DC Input Voltage ^[1] | –0.5V to V _{CC} +0.5V |
|--|--------------------------------|
| Current into Outputs (LOW) | 20 mA |
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | >2001V |
| Latch-Up Current | >200 mA |

Operating Range

| Range | Ambient Temperature | V _{cc} |
|------------|---------------------|-----------------|
| Commercial | 0 C to +70 C | $3.3V\pm10\%$ |
| Industrial | –40 C to +85 C | 3.3V ± 10% |


Electrical Characteristics Over the Operating Range

| | | | | | -10 | -12 | | -15 | | |
|------------------|--|---|-----------------|------|-----------------------|------------|-----------------------|------------|-----------------------|------|
| Parameter | Description | Test Conditions | Test Conditions | | Max. | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 | mA | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 n | nΑ | | 0.4 | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | | 2.2 | V _{CC} +0.3V | 2.2 | V _{CC} +0.3V | 2.2 | V _{CC} +0.3V | V |
| V _{IL} | Input LOW Voltage ^[1] | | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| I _{IX} | Input Load Current | $GND \le V_1 \le V_{CC}$ | | -1 | +1 | -1 | +1 | -1 | +1 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \leq V_I \leq V_CC,$ Output Disabled | | -1 | +1 | – 1 | +1 | – 1 | +1 | μА |
| I _{CC} | V _{CC} Operating | $V_{CC} = Max., I_{OUT} = 0mA$ | Com'l | | 160 | | 150 | | 140 | mΑ |
| | Supply Current | $f = f_{MAX} = 1/t_{RC}$ | Ind'l | | 120 | | 170 | | 160 | mA |
| I _{SB1} | Automatic CE Powerdown Current —TTL Inputs | Max. V_{CC} , $\overline{CE} \ge V_{IH}$, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$ | | | 40 | | 40 | | 40 | mA |
| I _{SB2} | Automatic CE | Max. V _{CC} , | | | 5 | | 5 | | 5 | mΑ |
| | Power Down Current —CMOS Inputs | $\overline{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or V_{IN} $\le 0.3V$, $f = 0$ | L | | 500 | | 500 | | 500 | μА |

Capacitance^[2]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|----------------------------------|------|------|
| C _{IN} | Input Capacitance | T _A = 25 C, f = 1 MHz | 6 | pF |
| C _{OUT} | Output Capacitance | | 8 | pF |

AC Test Loads and Waveforms



Note:

- Minimum voltage is –2.0V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.

Document #: 001-06433 Rev. *B



Switching Characteristics^[3] Over the Operating Range

| | | | 10 | | 12 | | 15 | |
|-------------------|-------------------------------------|------|------|------|-----------|----|-----------|----|
| Parameter | Description | Min. | Max. | Min. | Min. Max. | | Min. Max. | |
| READ CYCLE | | • | | | • | | • | |
| t _{RC} | Read Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{AA} | Address to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 10 | | 12 | | 15 | ns |
| t _{DOE} | OE LOW to Data Valid | | 4 | | 6 | | 7 | ns |
| t _{LZOE} | OE LOW to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[4, 5] | | 5 | | 6 | | 7 | ns |
| t _{LZCE} | CE LOW to Low Z ^[5] | 3 | | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[4, 5] | | 5 | | 6 | | 7 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 12 | | 12 | | 15 | ns |
| t _{DBE} | Byte Enable to Data Valid | | 5 | | 6 | | 7 | ns |
| t _{LZBE} | Byte Enable to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZBE} | Byte Disable to High Z | | 5 | | 6 | | 7 | ns |
| WRITE CYCL | E ^[6] | | | | | | | |
| t _{WC} | Write Cycle Time | 10 | | 12 | | 15 | | ns |
| t _{SCE} | CE LOW to Write End | 8 | | 9 | | 10 | | ns |
| t _{AW} | Address Set-Up to Write End | 7 | | 8 | | 10 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 8 | | 8 | | 10 | | ns |
| t _{SD} | Data Set-Up to Write End | 6 | | 6 | | 8 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{LZWE} | WE HIGH to Low Z ^[5] | 3 | | 3 | | 3 | | ns |
| t _{HZWE} | WE LOW to High Z ^[4, 5] | | 5 | | 6 | | 7 | ns |
| t _{BW} | Byte Enable to End of Write | 8 | | 8 | | 9 | | ns |

Data Retention Characteristics Over the Operating Range (L version only)

| Parameter | Description | | Conditions ^[7] | Min. | Max. | Unit |
|---------------------------------|------------------------------------|----------|--|-----------------|------|------|
| V_{DR} | V _{CC} for Data Retention | | | 2.0 | | V |
| I _{CCDR} | Data Retention Current Co | om'l | $\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$ | | 100 | μΑ |
| t _{CDR} ^[8] | Chip Deselect to Data Retenti | ion Time | | 0 | | ns |
| t _R ^[9] | Operation Recovery Time | | | t _{RC} | | ns |

Notes:


- 3. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and 30-pF load capacitance.

 4. t_{HZOE}, t_{HZEE}, t_{HZCE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, take the transition of the memory is defined by the overlap of CE LOW, WE LOW and BHE / BLE LOW. CE, WE and BHE / BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that the transition. that terminates the write.
- 7. No input may exceed V_{CC} + 0.5V.
- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9. $t_r \le 3$ ns for the -12 and -15 speeds. $t_r \le 5$ ns for the -20 and slower speeds.




Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[10, 11]



Read Cycle No. 2 (OE Controlled)[11, 12]



Notes:

- 10. <u>Dev</u>ice is continuously selected. <u>OE</u>, <u>CE</u>, <u>BHE</u> and/or <u>BHE</u> = V_{IL}.

 11. <u>WE</u> is HIGH for read cycle.


 12. Address valid prior to or coincident with <u>CE</u> transition LOW.

[+] Feedback




Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)[13, 14]



Write Cycle No. 2 (BLE or BHE Controlled)




13. <u>Data I/O</u> is high impedance if <u>OE</u> or <u>BHE</u> and/or <u>BLE</u>= V_{IH}.

14. If <u>CE</u> goes HIGH simultaneously with <u>WE</u> going HIGH, the output remains in a high-impedance state.



Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE LOW)



Truth Table

| CE | OE | WE | BLE | BHE | I/O ₁ –I/O ₈ | I/O ₉ -I/O ₁₆ | Mode | Power |
|----|----|----|-----|-----|------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Н | X | X | Х | Χ | High Z | High Z | Power-Down | Standby (I _{SB}) |
| L | L | Н | L | L | Data Out | Data Out | Read - All bits | Active (I _{CC}) |
| | | | L | Н | Data Out | High Z | Read - Lower bits only | Active (I _{CC}) |
| | | | Н | L | High Z | Data Out | Read - Upper bits only | Active (I _{CC}) |
| L | Х | L | L | L | Data In | Data In | Write - All bits | Active (I _{CC}) |
| | | | L | Н | Data In | High Z | Write - Lower bits only | Active (I _{CC}) |
| | | | Н | L | High Z | Data In | Write - Upper bits only | Active (I _{CC}) |
| L | Н | Н | Х | Х | High Z | High Z | Selected, Outputs Disabled | Active (I _{CC}) |
| L | Х | Х | Н | Н | High Z | High Z | Selected, Outputs Disabled | Active (I _{CC}) |




Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at http://www.cypress.com/products or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|------------|----------------------|--------------------|--|--------------------|
| 15 | CY7C1021BNV33L-15BAI | 51-85096 | 48-ball Mini Ball Grid Array (7 mm x 7 mm) | Industrial |
| | CY7C1021BNV33L-15VXI | 51-85082 | 44-Pin (400-Mil) Molded SOJ (Pb-free) | |
| | CY7C1021BNV33L-15ZXI | 51-85087 | 44-Pin TSOP Type II (Pb-free) | |

Ordering Code Definitions




Please contact local sales representative regarding availability of these parts.

[+] Feedback




Package Diagrams





Package Diagrams (continued)



All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

| Document Title: CY7C1021BNV33 64K x 16 Static RAM Document Number: 001-06433 | | | | | | | |
|--|---------|------------|--------------------|---|--|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | | |
| ** | 423847 | See ECN | NXR | New Data Sheet | | | |
| *A | 2897061 | 03/22/10 | AJU | Removed obsolete parts from ordering information table Updated package diagrams | | | |
| *B | 3109897 | 12/14/2010 | AJU | Added Ordering Code Definitions | | | |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Wireless/RF

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc Memory cypress.com/go/memory Optical & Image Sensing cypress.com/go/image **PSoC** cypress.com/go/psoc **Touch Sensing** cypress.com/go/touch **USB Controllers** cypress.com/go/USB

cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5