SEMICONDUCTOR

CD4049UBC • CD4050BC Hex Inverting Buffer • Hex Non-Inverting Buffer

General Description

The CD4049UBC and CD4050BC hex buffers are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. These devices feature logic level conversion using only one supply voltage (V_{DD}). The input signal high level (V_{IH}) can exceed the V_{DD} supply voltage when these devices are used for logic level conversions. These devices are intended for use as hex buffers, CMOS to DTL/ TTL converters, or as CMOS current drivers, and at V_{DD} = 5.0V, they can drive directly two DTL/TTL loads over the full operating temperature range. October 1987 Revised January 1999 CD4049UBC • CD4050BC Hex Inverting Buffer • Hex Non-Inverting Buffer

Features

- Wide supply voltage range: 3.0V to 15V
- Direct drive to 2 TTL loads at 5.0V over full temperature
- High source and sink current capability
- \blacksquare Special input protection permits input voltages greater than V_{DD}

Applications

- CMOS hex inverter/buffer
- CMOS to DTL/TTL hex converter
- · CMOS current "sink" or "source" driver
- CMOS HIGH-to-LOW logic level converter


Ordering Code:


Order Number	Package Number	Package Description				
CD4049UBCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
CD4049UBCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
CD4050BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
CD4050BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams


Pin Assignments for DIP





© 1999 Fairchild Semiconductor Corporation DS005971.prf

www.fairchildsemi.com



Absolute Maximum Ratings(Note 1)

(Note 2)

Symbol

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{DD})	-0.5V to +18V
Input Voltage (V _{IN})	-0.5V to +18V
Voltage at Any Output Pin (V _{OUT})	$-0.5V$ to $V_{\mbox{\scriptsize DD}}+0.5V$
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Supply Voltage (V _{DD})	3V to 15V
Input Voltage (V _{IN})	0V to 15V
Voltage at Any Output Pin (V _{OUT})	0 to V _{DD}
Operating Temperature Range (T _A)	
CD4049UBC CD4050BC	-40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recom-mended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

+25°C

Тур

Max

+85°C

Min Max

Units

μΑ μΑ μΑ

> V V ٧

> V V ٧

V V V

V V V

V V V

V V V

mΑ mΑ mA

mA mA mΑ

μΑ μΑ

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Min

-40°C

Min Max

			WIIII	wax	IVIIII	тур	IVIAX	IVIIII	IVIAX
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$		4		0.03	4.0		30
	$\begin{tabular}{ c c c c } \hline Quiescent Device Current & V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \hline UOW Level Output Voltage & V_{IH} = V_{DD}, V_{IL} = 0V, \\ I_0 < 1 \ \mu A \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \hline HIGH Level Output Voltage & V_{IH} = V_{DD}, V_{IL} = 0V, \\ I_0 < 1 \ \mu A \\ V_{DD} = 5V \\ V_{DD} = 10V \\ V_{DD} = 15V \\ \hline UOW Level Input Voltage & I_0 < 1 \ \mu A \\ (CD4050BC Only) & V_{DD} = 10V \\ V_{DD} = 5V, V_{O} = 0.5V \\ V_{DD} = 10V, V_{O} = 1V \\ \hline \end{tabular}$	$V_{DD} = 10V$		8		0.05	8.0		60
		55		16		0.07	16.0		120
V _{OL}	LOW Level Output Voltage	$V_{IH} = V_{DD}, V_{IL} = 0V,$							
		I _O < 1 μA							
		$V_{DD} = 5V$		0.05		0	0.05		0.05
		$V_{DD} = 10V$		0.05		0	0.05		0.05
		55		0.05		0	0.05		0.05
V _{OH}	HIGH Level Output Voltage	$V_{IH} = V_{DD}, \ V_{IL} = 0V,$							
		I _O < 1 μA							
		$V_{DD} = 5V$	4.95		4.95	5		30 60 120 0.05 0.05 0.05 0.05 0.05 1.0 2.0 3.0 1.0 2.0 3.0 1.0 2.0 3.0 1.0 2.0 3.0 3.5 7.0 11.0 4.0 8.0 12.0 3.2 6.8 20 -0.72 -1.5	
		$V_{DD} = 10V$	9.95		9.95	10		9.95	
		$V_{DD} = 15V$	14.95		14.95	15		14.95	
V _{IL}	LOW Level Input Voltage	I _O < 1 μA							
	(CD4050BC Only)	$V_{DD} = 5V, V_{O} = 0.5V$		1.5		2.25	1.5		1.5
		$V_{DD} = 10V, V_{O} = 1V$		3.0		4.5	3.0		3.0
		$V_{DD} = 15V, V_{O} = 1.5V$		4.0		6.75	4.0		4.0
VIL	LOW Level Input Voltage	I _O < 1 μA							
	(CD4049UBC Only)	$V_{DD}=5V,V_O=4.5V$		1.0		1.5	1.0		1.0
		$V_{DD} = 10V$, $V_O = 9V$		2.0		2.5	2.0		2.0
		$V_{DD} = 15V, V_{O} = 13.5V$		3.0		3.5	3.0		3.0
VIH	HIGH Level Input Voltage	I _O < 1 μA							
	(CD4050BC Only)	$V_{DD} = 5V, V_{O} = 4.5V$	3.5		3.5	2.75		3.5	
		$V_{DD} = 10V, V_{O} = 9V$	7.0		7.0	5.5		7.0	
		$V_{DD} = 15V, V_O = 13.5V$	11.0		11.0	8.25		11.0	
V _{IH}	HIGH Level Input Voltage	I _O < 1 μA							
	(CD4049UBC Only)	$V_{DD}=5V,V_O=0.5V$	4.0		4.0	3.5		4.0	
		$V_{DD} = 10V, V_{O} = 1V$	8.0		8.0	7.5		8.0	
		$V_{DD} = 15V, V_{O} = 1.5V$	12.0		12.0	11.5		12.0	
I _{OL}	LOW Level Output Current	$V_{IH} = V_{DD}, \ V_{IL} = 0V$							
	(Note 4)	$V_{DD} = 5V, V_O = 0.4V$	4.6		4.0	5		3.2	
		$V_{DD} = 10V, V_{O} = 0.5V$	9.8		8.5	12		6.8	
		$V_{DD} = 15V, V_{O} = 1.5V$	29		25	40		20	
I _{OH}	HIGH Level Output Current	$V_{IH} = V_{DD}, V_{IL} = 0V$							
	(Note 4)	$V_{DD}=5V,V_O=4.6V$	-1.0		-0.9	-1.6		-0.72	
		$V_{DD} = 10V, V_{O} = 9.5V$	-2.1		-1.9	-3.6		-1.5	
		V _{DD} = 15V, V _O = 13.5V	-7.1		-6.2	-12		-5	
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V	-0.3		-0.3	-10 ⁻⁵			-1.0
		V _{DD} = 15V, V _{IN} = 15V	0.3		0.3	10 ⁻⁵			1.0

Conditions

DC Electrical Characteristics (Note 3)

Parameter

3

www.fairchildsemi.com

DC Electrical Characteristics (Continued)

Note 4: These are peak output current capabilities. Continuous output current is rated at 12 mA maximum. The output current should not be allowed to exceed this value for extended periods of time. I_{OL} and I_{OH} are tested one output at a time.

AC Electrical Characteristics (Note 5) CD4049UBC

 $T_A = 25^{\circ}C$, $C_1 = 50$ pF, $R_1 = 200$ k, $t_r = t_f = 20$ ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL}	Propagation Delay Time	$V_{DD} = 5V$		30	65	ns
	HIGH-to-LOW Level	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	ns
t _{PLH}	Propagation Delay Time	$V_{DD} = 5V$		45	85	ns
	LOW-to-HIGH Level	$V_{DD} = 10V$		25	45	ns
		$V_{DD} = 15V$		20	35	ns
t _{THL}	Transition Time	$V_{DD} = 5V$		30	60	ns
	HIGH-to-LOW Level	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	ns
t _{TLH}	Transition Time	$V_{DD} = 5V$		60	120	ns
	LOW-to-HIGH Level	$V_{DD} = 10V$		30	55	ns
		$V_{DD} = 15V$		25	45	ns
C _{IN}	Input Capacitance	Any Input		15	22.5	pF

Note 5: AC Parameters are guaranteed by DC correlated testing.


AC Electrical Characteristics (Note 6)

CD4050BC $T_A = 25^{\circ}C, \ C_L = 50 \ \text{pF}, \ R_L = 200 \text{k}, \ t_r = t_f = 20 \ \text{ns}, \ \text{unless otherwise specified}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
t _{PHL}	Propagation Delay Time	$V_{DD} = 5V$		60	110	ns	
	HIGH-to-LOW Level	$V_{DD} = 10V$		25	55	ns	
		$V_{DD} = 15V$		20	30	ns	
t _{PLH}	Propagation Delay Time	$V_{DD} = 5V$		60	120	ns	
	LOW-to-HIGH Level	$V_{DD} = 10V$		30	55	ns	
		$V_{DD} = 15V$		25	45	ns	
t _{THL}	Transition Time	$V_{DD} = 5V$		30	60	ns	
	HIGH-to-LOW Level	$V_{DD} = 10V$		20	40	ns	
		$V_{DD} = 15V$		15	30	ns	
t _{TLH}	Transition Time	$V_{DD} = 5V$		60	120	ns	
	LOW-to-HIGH Level	$V_{DD} = 10V$		30	55	ns	
		$V_{DD} = 15V$		25	45	ns	
CIN	Input Capacitance	Any Input		5	7.5	pF	


Note 6: AC Parameters are guaranteed by DC correlated testing.


www.fairchildsemi.com



www.fairchildsemi.com

5





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.