

October 1987 Revised March 2002

# CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate • Quad 2-Input NAND Buffered B Series Gate

#### **General Description**

The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors. They have equal source and sink current capabilities and conform to standard B series output drive. The devices also have buffered outputs which improve transfer characteristics by providing very high gain.

All inputs are protected against static discharge with diodes to  $\rm V_{DD}$  and  $\rm V_{SS}.$ 

#### **Features**


- Low power TTL:
- Fan out of 2 driving 74L compatibility: or 1 driving 74LS
   5V-10V-15V parametric ratings
- Sv=10v=15v parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 µA at 15V over full temperature range


#### **Ordering Code:**

Order Number	Package Number	Package Description
CD4001BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4001BCSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4001BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
CD4011BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4011BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagrams**






Pin Assignments for DIP and SOIC

CD4011BC

© 2002 Fairchild Semiconductor Corporation

DS005939

www.fairchildsemi.com



#### **Absolute Maximum Ratings**(Note 1)

(Note 2)

Voltage at any Pin  $$-0.5\mathrm{V}$ to \ V_{DD}$ +0.5\mathrm{V}$$ 

Power Dissipation (P<sub>D</sub>)

 $\begin{array}{ccc} \text{Dual-In-Line} & 700 \text{ mW} \\ \text{Small Outline} & 500 \text{ mW} \\ \text{V}_{\text{DD}} \text{ Range} & -0.5 \text{ V}_{\text{DC}} \text{ to } +18 \text{ V}_{\text{DC}} \end{array}$ 

Storage Temperature  $(T_S)$ Lead Temperature  $(T_L)$ 

(Soldering, 10 seconds) 260°C

-65°C to +150°C

# Recommended Operating Conditions

Operating Range ( $V_{DD}$ ) 3  $V_{DC}$  to 15  $V_{DC}$ 

Operating Temperature Range

CD4001BC, CD4011BC -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual device operation.

Note 2: All voltages measured with respect to  $V_{\mbox{SS}}$  unless otherwise specified

#### DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	–55°C		+25°C			+125°C		Units
Syllibol	Farameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Oillis
I <sub>DD</sub>	Quiescent Device	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		0.25		0.004	0.25		7.5	
	Current	$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		0.5		0.005	0.50		15	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		1.0		0.006	1.0		30	
V <sub>OL</sub>	LOW Level	$V_{DD} = 5V$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V$ $ I_O  < 1 \mu A$		0.05		0	0.05		0.05	V
		V <sub>DD</sub> = 15V		0.05		0	0.05		0.05	
V <sub>OH</sub>	HIGH Level	$V_{DD} = 5V$	4.95		4.95	5		4.95		
	Output Voltage	$V_{DD} = 10V$ $ I_O  < 1 \mu A$	9.95		9.95	10		9.95		V
		V <sub>DD</sub> = 15V	14.95		14.95	15		14.95		
V <sub>IL</sub>	LOW Level	$V_{DD} = 5V, V_{O} = 4.5V$		1.5		2	1.5		1.5	
	Input Voltage	$V_{DD} = 10V, V_{O} = 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 13.5V$		4.0		6	4.0		4.0	
V <sub>IH</sub>	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V$	3.5		3.5	3		3.5		
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V$	11.0		11.0	9		11.0		
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.10		-10 <sup>-5</sup>	-0.10		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.10		1.0	μΑ

Note 3: I<sub>OL</sub> and I<sub>OH</sub> are tested one output at a time.

#### AC Electrical Characteristics (Note 4)

CD4001BC:  $T_A = 25$  °C, Input  $t_f$ ;  $t_f = 20$  ns.  $C_L = 50$  pF,  $R_L = 200$ k. Typical temperature coefficient is 0.3% °C.

Symbol	Parameter	Conditions	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay Time,	$V_{DD} = 5V$	120	250	
	HIGH-to-LOW Level	V <sub>DD</sub> = 10V	50	100	ns
		$V_{DD} = 15V$	35	70	
t <sub>PLH</sub>	Propagation Delay Time,	$V_{DD} = 5V$	110	250	
	LOW-to-HIGH Level	V <sub>DD</sub> = 10V	50	100	ns
		$V_{DD} = 15V$	35	70	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$	90	200	
		V <sub>DD</sub> = 10V	50	100	ns
		$V_{DD} = 15V$	40	80	
C <sub>IN</sub>	Average Input Capacitance	Any Input	5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacity	Any Gate	14		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.

www.fairchildsemi.com

#### AC Electrical Characteristics (Note 5)


CD4011BC:  $T_A$ = 25°C, Input  $t_f$ :  $t_f$  = 20 ns.  $C_L$  = 50 pF,  $R_L$  = 200k. Typical Temperature Coefficient is 0.3%/°C.


Symbol	Parameter	Conditions	Тур	Max	Units
t <sub>PHL</sub>	Propagation Delay,	$V_{DD} = 5V$	120	250	
	HIGH-to-LOW Level	$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	35	70	
t <sub>PLH</sub>	Propagation Delay,	$V_{DD} = 5V$	85	250	
	LOW-to-HIGH Level	$V_{DD} = 10V$	40	100	ns
		$V_{DD} = 15V$	30	70	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$	90	200	
		$V_{DD} = 10V$	50	100	ns
		$V_{DD} = 15V$	40	80	
C <sub>IN</sub>	Average Input Capacitance	Any Input	5	7.5	pF
C <sub>PD</sub>	Power Dissipation Capacity	Any Gate	14		pF


Note 5: AC Parameters are guaranteed by DC correlated testing.

#### **Typical Performance Characteristics**

, produit orrormando orrandoror.











## Typical Performance Characteristics (Continued)


### **Typical Transfer Characteristics**























N14A (REV F)

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 14 13 12 11 10 9 8 INDEX $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 0.145 - 0.2000.00 4° TYP (1.524) (1.651)(3.683 - 5.080)¥ 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ 0.014-0.023 TYP (7.112)-MIN $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $0.050 \pm 0.010$ 

(1.270 - 0.254)

TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 ^{\,+\,0.040}_{\,-\,0.015}$ 

 $8.255 + 1.016 \\ -0.381$ 

www.fairchildsemi.com

www.fairchildsemi.com