

## Features

- Temperature Ranges
  - Commercial: 0 °C to +70 °C
  - Industrial: -40 °C to +85 °C
  - Automotive-A: -40 °C to +85 °C
  - Automotive-E: -40 °C to +125 °C
- High Speed: 55 ns
- Voltage Range: 4.5 V to 5.5 V Operation
- Low Active Power
  - 275 mW (max)
- Low Standby Power (LL version)
  - 82.5 μW (max)
- Easy Memory Expansion with  $\overline{CE}$  and  $\overline{OE}$  Features
- TTL-Compatible Inputs and Outputs
- Automatic Power Down when Deselected
- CMOS for Optimum Speed and Power
- Available in Pb-free and non Pb-free 28-pin (600-mil) PDIP, 28-pin (300-mil) Narrow SOIC, 28-pin TSOP-I, and 28-pin Reverse TSOP-I Packages


## Functional Description

The CY62256N<sup>[1]</sup> is a high performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and active LOW output enable ( $\overline{OE}$ ) and tristate drivers. This device has an automatic power down feature, reducing the power consumption by 99.9 percent when deselected.

An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/output pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{WE}$ ) is HIGH.

## Logic Block Diagram



### Note

1. For best practice recommendations, do refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

## Contents

<b>Product Portfolio</b> .....	<b>3</b>	<b>Typical DC and AC Characteristics</b> .....	<b>9</b>
<b>Pin Configurations</b> .....	<b>3</b>	<b>Truth Table</b> .....	<b>10</b>
<b>Maximum Ratings</b> .....	<b>4</b>	<b>Ordering Information</b> .....	<b>11</b>
<b>Operating Range</b> .....	<b>4</b>	Ordering Code Definitions .....	11
<b>Electrical Characteristics</b> .....	<b>4</b>	<b>Package Diagrams</b> .....	<b>12</b>
<b>Capacitance</b> .....	<b>4</b>	<b>Document History Page</b> .....	<b>14</b>
<b>Thermal Resistance</b> .....	<b>5</b>	<b>Sales, Solutions, and Legal Information</b> .....	<b>14</b>
<b>Data Retention Characteristics</b> .....	<b>5</b>	Worldwide Sales and Design Support .....	14
<b>Switching Characteristics</b> .....	<b>6</b>	Products .....	14
<b>Switching Waveforms</b> .....	<b>6</b>	PSoC Solutions .....	14

Product Portfolio

Product		V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation			
						Operating, I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> (μA)	
		Min	Typ <sup>[2]</sup>	Max		Typ <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max
CY62256NLL	Commercial	4.5	5.0	5.5	70	25	50	0.1	5
CY62256NLL	Industrial				55/70	25	50	0.1	10
CY62256NLL	Automotive-A				55/70	25	50	0.1	10
CY62256NLL	Automotive-E				55	25	50	0.1	15

Pin Configurations

Figure 1. 28-pin DIP and Narrow SOIC




Figure 2. 28-pin TSOP I and Reverse TSOP I




Table 1. Pin Definitions

Pin Number	Type	Description
1–10, 21, 23–26	Input	<b>A<sub>0</sub>–A<sub>14</sub></b> . Address Inputs
11–13, 15–19,	Input/Output	<b>I/O<sub>0</sub>–I/O<sub>7</sub></b> . Data lines. Used as input or output lines depending on operation
27	Input/Control	<b>WE</b> . When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
20	Input/Control	<b>CE</b> . When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	<b>OE</b> . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins
14	Ground	<b>GND</b> . Ground for the device
28	Power Supply	<b>V<sub>CC</sub></b> . Power supply for the device

Note

2. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25 °C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature .....	-65 °C to +150 °C
Ambient temperature with power applied .....	-55 °C to +125 °C
Supply voltage to ground potential (pin 28 to pin 14).....	-0.5 V to +7.0 V
DC voltage applied to outputs in high Z State <sup>[3]</sup> .....	-0.5 V to V <sub>CC</sub> + 0.5 V
DC input voltage <sup>[3]</sup> .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Output current into outputs (LOW) .....	20 mA

Static discharge voltage..... > 2001 V (per MIL-STD-883, method 3015)

Latch up current..... > 200 mA

## Operating Range

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[4]</sup>	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	-40 °C to +85 °C	5 V ± 10%
Automotive-A	-40 °C to +85 °C	5 V ± 10%
Automotive-E	-40 °C to +125 °C	5 V ± 10%

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	-55			-70			Unit	
			Min	Typ <sup>[5]</sup>	Max	Min	Typ <sup>[5]</sup>	Max		
V <sub>OH</sub>	Output HIGH voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1.0 mA	2.4	-	-	2.4	-	-	V	
V <sub>OL</sub>	Output LOW voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	-	-	0.4	V	
V <sub>IH</sub>	Input HIGH voltage		2.2	-	V <sub>CC</sub> + 0.5 V	2.2	-	V <sub>CC</sub> + 0.5 V	V	
V <sub>IL</sub>	Input LOW voltage		-0.5	-	0.8	-0.5	-	0.8	V	
I <sub>IX</sub>	Input leakage current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-0.5	-	+0.5	-0.5	-	+0.5	μA	
I <sub>OZ</sub>	Output leakage current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , output disabled	-0.5	-	+0.5	-0.5	-	+0.5	μA	
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	LL-Commercial	-	-	-	-	25	50	mA
			LL - Industrial	-	25	50	-	25	50	mA
			LL - Auto-A	-	25	50	-	25	50	mA
			LL - Auto-E	-	25	50	-	-	-	mA
I <sub>SB1</sub>	Automatic CE power down current—TTL inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	LL-Commercial	-	-	-	-	0.3	0.5	mA
			LL - Industrial	-	0.3	0.5	-	0.3	0.5	mA
			LL - Auto-A	-	0.3	0.5	-	0.3	0.5	mA
			LL - Auto-E	-	0.3	0.5	-	-	-	mA
I <sub>SB2</sub>	Automatic CE power down current—CMOS inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3 V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3 V, or V <sub>IN</sub> ≤ 0.3 V, f = 0	LL-Commercial	-	-	-	-	0.1	5	μA
			LL - Industrial	-	0.1	10	-	0.1	10	μA
			LL - Auto-A	-	0.1	10	-	0.1	10	μA
			LL - Auto-E	-	0.1	15	-	-	-	μA

## Capacitance

Parameter <sup>[6]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V	6	pF
C <sub>OUT</sub>	Output capacitance		8	pF


### Notes

- V<sub>IL</sub> (min) = -2.0 V for pulse durations of less than 20 ns.
- T<sub>A</sub> is the "Instant-On" case temperature.
- Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions (T<sub>A</sub> = 25 °C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.
- Tested initially and after any design or process changes that may affect these parameters.

### Thermal Resistance

Parameter <sup>[7]</sup>	Description	Test Conditions	DIP	SOIC	TSOP	RTSOP	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 4.25 × 1.125 inch, 4-layer printed circuit board	75.61	76.56	93.89	93.89	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)		43.12	36.07	24.64	24.64	°C/W


Figure 3. AC Test Loads and Waveforms



### Data Retention Characteristics

Parameter	Description	Conditions <sup>[8]</sup>	Min	Typ <sup>[9]</sup>	Max	Unit	
$V_{DR}$	$V_{CC}$ for data retention		2.0	–	–	V	
$I_{CCDR}$	Data retention current	LL - Commercial	$V_{CC} = 2.0V, CE \geq V_{CC} - 0.3V,$ $V_{IN} \geq V_{CC} - 0.3V, \text{ or } V_{IN} \leq 0.3V$	–	0.1	5	$\mu A$
		LL - Industrial/Auto-A		–	0.1	10	$\mu A$
		LL - Auto-E		–	0.1	10	$\mu A$
$t_{CDR}$ <sup>[7]</sup>	Chip deselect to data retention time		0	–	–	ns	
$t_R$ <sup>[7]</sup>	Operation recovery time		$t_{RC}$	–	–	ns	

Figure 4. Data Retention Waveform



**Notes**

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. No input may exceed  $V_{CC} + 0.5V$ .
- 9. Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions ( $T_A = 25^\circ C, V_{CC}$ ). Parameters are guaranteed by design and characterization, and not 100% tested.


## Switching Characteristics

Over the Operating Range<sup>[10]</sup>

Parameter	Description	CY62256N-55		CY62256N-70		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
$t_{RC}$	Read cycle time	55	–	70	–	ns
$t_{AA}$	Address to data valid	–	55	–	70	ns
$t_{OHA}$	Data hold from address change	5	–	5	–	ns
$t_{ACE}$	$\overline{CE}$ LOW to data valid	–	55	–	70	ns
$t_{DOE}$	$\overline{OE}$ LOW to data valid	–	25	–	35	ns
$t_{LZOE}$	$\overline{OE}$ LOW to low Z <sup>[11]</sup>	5	–	5	–	ns
$t_{HZOE}$	$\overline{OE}$ HIGH to high Z <sup>[11, 12]</sup>	–	20	–	25	ns
$t_{LZCE}$	$\overline{CE}$ LOW to low Z <sup>[11]</sup>	5	–	5	–	ns
$t_{HZCE}$	$\overline{CE}$ HIGH to high Z <sup>[11, 12]</sup>	–	20	–	25	ns
$t_{PU}$	$\overline{CE}$ LOW to power up	0	–	0	–	ns
$t_{PD}$	$\overline{CE}$ HIGH to power down	–	55	–	70	ns
<b>Write Cycle<sup>[13, 14]</sup></b>						
$t_{WC}$	Write cycle time	55	–	70	–	ns
$t_{SCE}$	$\overline{CE}$ LOW to write end	45	–	60	–	ns
$t_{AW}$	Address setup to write end	45	–	60	–	ns
$t_{HA}$	Address hold from write end	0	–	0	–	ns
$t_{SA}$	Address setup to write start	0	–	0	–	ns
$t_{PWE}$	$\overline{WE}$ pulse width	40	–	50	–	ns
$t_{SD}$	Data setup to write end	25	–	30	–	ns
$t_{HD}$	Data hold from write end	0	–	0	–	ns
$t_{HZWE}$	$\overline{WE}$ LOW to high Z <sup>[11, 12]</sup>	–	20	–	25	ns
$t_{LZWE}$	$\overline{WE}$ HIGH to low Z <sup>[11]</sup>	5	–	5	–	ns

## Switching Waveforms

Figure 5. Read Cycle No. 1<sup>[15, 16]</sup>



### Notes

10. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100-pF load capacitance.
11. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device.
12.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
13. The internal Write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write.
14. The minimum Write cycle time for Write Cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
15. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
16.  $\overline{WE}$  is HIGH for Read cycle.

Switching Waveforms (continued)

Figure 6. Read Cycle No. 2<sup>[17, 18]</sup>




Figure 7. Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[19, 20, 21]</sup>





Figure 8. Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[19, 20, 21]</sup>




Notes

- 17.  $\overline{WE}$  is HIGH for Read cycle.
- 18. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 19. The internal Write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write.
- 20. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 21. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.
- 22. During this period, the I/Os are in output state and input signals should not be applied.

Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[23, 24]</sup>










Notes




- 23. The minimum Write cycle time for Write Cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
- 24. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.
- 25. During this period, the I/Os are in output state and input signals should not be applied.



### Typical DC and AC Characteristics



Typical DC and AC Characteristics (continued)



Truth Table

$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	H	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	X	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	High Z	Output Disabled	Active (I <sub>CC</sub> )


## Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62256NLL-55SNXI	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	Industrial
	CY62256NLL-55ZXI	51-85071	28-pin TSOP I (Pb-free)	
	CY62256NLL-55ZXA	51-85071	28-pin TSOP I (Pb-free)	Automotive-A
	CY62256NLL-55SNXE	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	Automotive-E
	CY62256NLL-55ZXE	51-85071	28-pin TSOP I (Pb-free)	
70	CY62256NLL-70PXC	51-85017	28-pin (600-Mil) Molded DIP (Pb-free)	Commercial
	CY62256NLL-70SNXC	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	
	CY62256NLL-70ZRXI	51-85074	28-pin Reverse TSOP I (Pb-free)	Industrial
	CY62256NLL-70SNXA	51-85092	28-pin (300-Mil) Narrow SOIC (Pb-free)	Automotive-A

Do contact your local Cypress sales representative for availability of these parts

## Ordering Code Definitions

CY 62 256 N LL - XX XXX X



Temperature Grade: X = C or I or A or E

C = Commercial = 0 °C to +70 °C; I = Industrial = -40 °C to +85 °C;

A = Automotive-A = -40 °C to +85 °C; E = Automotive-E = -40 °C to +125 °C

Package Type: XXX = SNX or ZX or PX or ZRX

SNX = 28-pin Narrow SOIC (Pb-free)

ZX = 28-pin TSOP I (Pb-free)

PX = 28-pin Molded DIP (Pb-free)

ZRX = 28-pin Reverse TSOP I (Pb-free)

Speed Grade: XX = 55 ns or 70 ns

Low Power

Nitride Seal Mask fix

Density: 256 Kbit

MoBL SRAM family

Company ID: CY = Cypress

Package Diagrams

Figure 10. 28-pin (600-Mil) Molded DIP, 51-85017




Figure 11. 28-pin (300-mil) SNC (Narrow Body), 51-85092




Figure 12. 28-pin TSOP I (8 × 13.4 mm), 51-85071

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2





Figure 13. 28-pin TSOP I (8 × 13.4 mm), 51-85074

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



## Document History Page

Document Title: CY62256N 256K (32K × 8) Static RAM Document Number: 001-06511				
REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	426504	See ECN	NXR	New Data Sheet
*A	488954	See ECN	NXR	Added Automotive product Updated ordering Information table
*B	2715270	06/05/2009	VKN/AESA	Updated POD of 28-Pin (600-Mil) Molded DIP package (Spec# 51-85017)
*C	2891344	03/12/2010	VKN	Added Table of Contents Removed "L" product information Updated Ordering Information table Updated Package Diagrams (Figure 10, Figure 11, and Figure 12) Updated Sales, Solutions, and Legal Information
*D	3119519	01/04/2011	AJU	Updated <a href="#">Ordering Information</a> . Added <a href="#">Ordering Code Definitions</a> .

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

Automotive	<a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>
Interface	<a href="http://cypress.com/go/interface">cypress.com/go/interface</a>
Lighting & Power Control	<a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a> <a href="http://cypress.com/go/plc">cypress.com/go/plc</a>
Memory	<a href="http://cypress.com/go/memory">cypress.com/go/memory</a>
Optical & Image Sensing	<a href="http://cypress.com/go/image">cypress.com/go/image</a>
PSoC	<a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>
Touch Sensing	<a href="http://cypress.com/go/touch">cypress.com/go/touch</a>
USB Controllers	<a href="http://cypress.com/go/USB">cypress.com/go/USB</a>
Wireless/RF	<a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
[PSoC 1](#) | [PSoC 3](#) | [PSoC 5](#)

© Cypress Semiconductor Corporation, 2006-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.