## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- $5 \Omega$ bidirectional switches connect inputs to outputs
- Pin compatible with the 74F245, 74FCT245, and 74FCT245T
- Low power CMOS proprietary technology
- Zero propagation delay, zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- TTL-compatible control inputs
- Available in SOIC and QSOP packages


## DESCRIPTION:

The QS3245 provides a set of eight high-speed CMOS TTL-compatible bus switches in a pinout compatible with 74FCT245, 74F245, 74ALS/AS/ LS245 8-bit transceivers. The low ON resistance of the QS3245 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The Output Enable $(\overline{\mathrm{OE}})$ signal turns the switches on similar to the $\overline{\mathrm{OE}}$ signal of the $74^{\prime} 245$.

QuickSwitch devices provide an order of magnitude faster speed than conventional logic devices.

The QS3245 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## APPLICATIONS:

- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Power conservation
- Capacitance reduction and isolation
- Logic replacement (data processing)
- Clock gating
- Bus switching and isolation


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

## PIN CONFIGURATION



SOIC/ QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| IOUT | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation $\left(\mathrm{TA}=85^{\circ} \mathrm{C}\right)$ | 0.5 | W |
| TstG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

## CAPACITANCE

$\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}\right.$ In $=0 \mathrm{~V}$, Vout $\left.=0 \mathrm{~V}\right)$

| Pins | Typ. | Max. $^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Control Pins | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

## NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{O}} \overline{\mathrm{E}}$ | OutputEnable |
| Ax | Data I/Os |
| Bx | Data I/Os |

## FUNCTION TABLE ${ }^{(1)}$

| $\overline{\mathrm{O}}$ | Outputs |
| :---: | :---: |
| $H$ | Disconnected |
| L | $\mathrm{Ax}=\mathrm{Bx}$ |

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{11}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH for Control Pins | 2 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| In | Input LeakageCurrent (Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-State Output Current (Hi-Z) | OV $\leq$ Vout $\leq$ Vcc, Switches OFF | - | $\pm 0.001$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | $\mathrm{VcC}=$ Min., $\mathrm{VIN}=0 \mathrm{~V}$, Ion $=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{VCC}=$ Min., $\mathrm{VIN}=2.4 \mathrm{~V}$, Ion $=15 \mathrm{~mA}$ | - | 10 | 15 |  |
| Vp | Pass Voltage ${ }^{(2)}$ | $\mathrm{VIN}=\mathrm{VCC}=5 \mathrm{~V}$, lout $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |

NOTES:

1. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$
2. Pass Voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc $=5 \mathrm{~V}$


## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | $\mathrm{VCC}=$ Max., VIN $=\mathrm{GND}$ or Vcc, $\mathrm{f}=0$ | 3 | $\mu \mathrm{~A}$ |
| $\Delta \mathrm{ICC}$ | Power Supply Current per Control Input HIGH ${ }^{(2)}$ | $\mathrm{VCC}=\mathrm{Max} ., \mathrm{VIN}=3.4 \mathrm{~V}, \mathrm{f}=0$ | 1.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(3)}$ | $\mathrm{VCC}=$ Max., A and B pins open <br> Control Inputs Toggling at $50 \%$ Duty Cycle | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |
|  |  |  |  |  |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TLL driven input ( $\mathrm{V} \mathbb{I N}=3.4 \mathrm{~V}$, control inputs only). A and B pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T} A=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$;
Cload $=50 p F$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH tPHL | DataPropagation Delay ${ }^{(2,3)}$ Anto/from Bn | - | - | 0.25 | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Switch Turn-on Delay $\overline{\mathrm{OE}}$ to $\mathrm{Ax} / \mathrm{Bx}$ | 0.5 | - | 5.6 | ns |
| $\begin{aligned} & \text { tPLZ } \\ & \text { tPHZ } \end{aligned}$ | Switch Turn-offDelay ${ }^{(2)}$ $\overline{\mathrm{OE}}$ to $\mathrm{Ax} / \mathrm{Bx}$ | 0.5 | - | 4.5 | ns |

NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERINGINFORMATION
QS


Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

SO Small Outline IC
SOG SOIC - Green

High Speed CMOS Quickswitch 8-Bit Bus Switch
www.idt.com
for Tech Support:
logichelp@idt.com

