## Single Resistor Gain Programmable, Precision Instrumentation Amplifier

■ Single Gain Set Resistor: G = 1 to 10,000

■ Gain Error: G = 10, 0.08% Max

■ Input Offset Voltage Drift: 0.3µV/°C Max

 Meets IEC 1000-4-2 Level 4 ESD Tests with Two External 5k Resistors

■ Gain Nonlinearity: G = 10, 10ppm Max

■ Input Offset Voltage: G = 10, 60µV Max

■ Input Bias Current: 350pA Max

■ PSRR at G = 1: 105dB Min

CMRR at G = 1: 90dB Min

Supply Current: 1.3mA Max

■ Wide Supply Range: ±2.3V to ±18V

■ 1kHz Voltage Noise: 7.5nV/√Hz

■ 0.1Hz to 10Hz Noise: 0.28µV<sub>P-P</sub>

Available in 8-Pin PDIP and SO Packages

Bridge Amplifiers

Strain Gauge Amplifiers


The LT®1167 is a low power, precision instrumentation amplifier that requires only one external resistor to set gains of 1 to 10,000. The low voltage noise of 7.5nV/ $\sqrt{\text{Hz}}$  (at 1kHz) is not compromised by low power dissipation (0.9mA typical for  $\pm 2.3$ V to  $\pm 15$ V supplies).

The part's high accuracy (10ppm maximum nonlinearity, 0.08% max gain error (G = 10)) is not degraded even for load resistors as low as 2k (previous monolithic instrumentation amps used 10k for their nonlinearity specifications). The LT1167 is laser trimmed for very low input offset voltage (40µV max), drift (0.3µV/°C), high CMRR (90dB, G = 1) and PSRR (105dB, G = 1). Low input bias currents of 350pA max are achieved with the use of superbeta processing. The output can handle capacitive loads up to 1000pF in any gain configuration while the inputs are ESD protected up to 13kV (human body). The LT1167 with two external 5k resistors passes the IEC 1000-4-2 level 4 specification.

The LT1167, offered in 8-pin PDIP and SO packages, requires significantly less PC board area than discrete multi op amp and resistor designs. These advantages make the LT1167 the most cost effective solution for precision instrumentation amplifier applications.

17, LTC and LT are registered trademarks of Linear Technology Corporation.

#### **Gain Nonlinearity**






## **ABSOLUTE MAXIMUM RATINGS**

(Note 1)	
Supply Voltage	±20V
Differential Input Voltage (Within the	
Supply Voltage)	±40V
Input Voltage (Equal to Supply Voltage)	±20V
Input Current (Note 3)	±20mA
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
Specified Temperature Range	
LT1167AC/LT1167C (Note 4)	0°C to 70°C
LT1167AI/LT1167I	. −40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

## PACKAGE/ORDER INFORMATION



Consult factory for parts specified with wider operating temperature ranges.

## **ELECTRICAL CHARACTERISTICS** $V_S = \pm 15 V$ , $V_{CM} = 0 V$ , $T_A = 25 ^{\circ} C$ , $R_L = 2 k$ , unless otherwise noted.

			LT1167AC/LT1167AI			LT1			
SYMBOL	PARAMETER	CONDITIONS (Note 7)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
G	Gain Range	$G = 1 + (49.4k/R_G)$	1		10k	1		10k	
	Gain Error	G = 1		0.008	0.02		0.015	0.03	%
		G = 10 (Note 2)		0.010	0.08		0.020	0.10	%
		G = 100 (Note 2)		0.025	0.08		0.030	0.10	%
		G = 1000 (Note 2)		0.040	0.10		0.040	0.10	%
	Gain Nonlinearity (Note 5)	$V_0 = \pm 10V, G = 1$		1	6		1.5	10	ppm
		$V_0 = \pm 10V$ , G = 10 and 100 $V_0 = \pm 10V$ , G = 1000		2 15	10 40		3 20	15 60	ppm
		-							ppm
		$V_0 = \pm 10V$ , G = 1, R <sub>L</sub> = 600 $V_0 = \pm 10V$ , G = 10 and 100,		5 6	12 15		6 7	15 20	ppm
		$R_1 = 600$		O	13		1	20	ppm
		$V_0 = \pm 10V$ , G = 1000,		20	65		25	80	ppm
		R <sub>L</sub> = 600							
V <sub>OST</sub>	Total Input Referred Offset Voltage	$V_{OST} = V_{OSI} + V_{OSO}/G$							
V <sub>OSI</sub>	Input Offset Voltage	G = 1000, $V_S = \pm 5V$ to $\pm 15V$		15	40		20	60	μV
V <sub>0S0</sub>	Output Offset Voltage	$G = 1$ , $V_S = \pm 5V$ to $\pm 15V$		40	200		50	300	μV
I <sub>OS</sub>	Input Offset Current			90	320		100	450	pA
I <sub>B</sub>	Input Bias Current			50	350		80	500	pA
e <sub>n</sub>	Input Noise Voltage (Note 8)	0.1Hz to 10Hz, G = 1		2.00			2.00		μV <sub>P-P</sub>
		0.1Hz to 10Hz, G = 10		0.50			0.50		μV <sub>P-P</sub>
		0.1Hz to 10Hz, G = 100 and 1000		0.28			0.28		μV <sub>P-P</sub>
Total RTI	Noise = $\sqrt{e_{ni}^2 + (e_{no}/G)^2}$ (Note 8)								
e <sub>ni</sub>	Input Noise Voltage Density (Note 8)	$f_0 = 1kHz$		7.5	12		7.5	12	nV/√Hz
e <sub>no</sub>	Output Noise Voltage Density (Note 8)	f <sub>0</sub> = 1kHz (Note 3)		67	90		67	90	nV/√Hz

## **ELECTRICAL CHARACTERISTICS** $V_S = \pm 15 V$ , $V_{CM} = 0 V$ , $T_A = 25 ^{\circ}C$ , $R_L = 2 k$ , unless otherwise noted.

					1167AI			Г1167I	
SYMBOL	PARAMETER	CONDITIONS (Note 7)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
i <sub>n</sub>	Input Noise Current	f <sub>0</sub> = 0.1Hz to 10Hz		10			10		pA <sub>P-P</sub>
	Input Noise Current Density	f <sub>0</sub> = 10Hz		124			124		fA/√Hz
R <sub>IN</sub>	Input Resistance	$V_{IN} = \pm 10V$	200	1000		200	1000		GΩ
C <sub>IN(DIFF)</sub>	Differential Input Capacitance	$f_0 = 100 \text{kHz}$		1.6			1.6		pF
C <sub>IN(CM)</sub>	Common Mode Input Capacitance	$f_0 = 100$ kHz		1.6			1.6		pF
V <sub>CM</sub>	Input Voltage Range	G = 1, Other Input Grounded $V_S = \pm 2.3V$ to $\pm 5V$ $V_S = \pm 5V$ to $\pm 18V$	-V <sub>S</sub> + 1.9		+V <sub>S</sub> - 1.2 +V <sub>S</sub> - 1.4	-V <sub>S</sub> + 1.9 -V <sub>S</sub> + 1.9		+V <sub>S</sub> - 1.2 +V <sub>S</sub> - 1.4	V
CMRR	Common Mode Rejection Ratio	1k Source Imbalance, V <sub>CM</sub> = 0V to ±10V G = 1 G = 10 G = 100 G = 1000	90 106 120 126	95 115 125 140		85 100 110 120	95 115 125 140		dB dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.3 \text{ to } \pm 18V$ $G = 1$ $G = 10$ $G = 100$ $G = 1000$	105 125 131 135	120 135 140 150		100 120 126 130	120 135 140 150		dB dB dB dB
Is	Supply Current	$V_S = \pm 2.3 \text{V to } \pm 18 \text{V}$		0.9	1.3		0.9	1.3	mA
V <sub>OUT</sub>	Output Voltage Swing	$R_L = 10k$ $V_S = \pm 2.3V \text{ to } \pm 5V$ $V_S = \pm 5V \text{ to } \pm 18V$	-V <sub>S</sub> + 1.1 -V <sub>S</sub> + 1.2		+V <sub>S</sub> - 1.2 +V <sub>S</sub> - 1.3	-V <sub>S</sub> + 1.1 -V <sub>S</sub> + 1.2		+V <sub>S</sub> - 1.2 +V <sub>S</sub> - 1.3	V
I <sub>OUT</sub>	Output Current		20	27		20	27		mA
BW	Bandwidth	G = 1 G = 10 G = 100 G = 1000		1000 800 120 12			1000 800 120 12		kHz kHz kHz kHz
SR	Slew Rate	$G = 1, V_{OUT} = \pm 10V$	0.75	1.2		0.75	1.2		V/µs
	Settling Time to 0.01%	10V Step G = 1 to 100 G = 1000		14 130			14 130		μs μs
R <sub>REFIN</sub>	Reference Input Resistance			20			20		kΩ
I <sub>REFIN</sub>	Reference Input Current	V <sub>REF</sub> = 0V		50			50		μА
$V_{REF}$	Reference Voltage Range		-V <sub>S</sub> + 1.6		+V <sub>S</sub> - 1.6	-V <sub>S</sub> + 1.6		+V <sub>S</sub> - 1.6	V
A <sub>VREF</sub>	Reference Gain to Output		1	± 0.00	01	1	± 0.00	01	



# **ELECTRICAL CHARACTERISTICS** The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_S = \pm 15V$ , $V_{CM} = 0V$ , $0^{\circ}C \le T_A \le 70^{\circ}C$ , $R_L = 2k$ , unless otherwise noted.

Gain Error   G = 1					L	T1167/	AC	L	.T1167	C	
G = 10 (Note 2)	SYMBOL	PARAMETER	CONDITIONS (Note 7)		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Gain Nonlinearity		Gain Error	G = 10 (Note 2) G = 100 (Note 2)	•		0.08 0.09	0.30 0.30		0.100 0.120	0.33 0.33	% % %
Vost Vost Offset Voltage         Vost Offset Voltage         Vost Vost Vost Vost Vost Vost Vost Vost		Gain Nonlinearity	$V_{OUT} = \pm 10V$ , G = 1 $V_{OUT} = \pm 10V$ , G = 10 and 100	•		1.5 3	10 15		2 4	15 20	ppm ppm ppm
Vosil         Input Offset Voltage         V <sub>S</sub> ± 5V to ±15V         ■         18         60         23         80           VosiH         Input Offset Voltage Hysteresis         (Notes 3, 6)         3.0         3.0         3.0           VosO         Output Offset Voltage Hysteresis         (Notes 3, 6)         30         30         30           VosyT         Input Offset Drift (Note 8)         (Note 3, 6)         30         30         0.06         0.4         µV           VosyT         Input Offset Drift (Note 8)         (Note 3)         0.05         0.3         0.06         0.4         µV           Ios         Input Offset Drift (Note 8)         (Note 3)         0.7         3         0.8         4         µV           Ios         Input Offset Current         0         0.7         3         0.8         4         µV           Ios         Input Offset Current Drift         0         0.3         0.4         DA           Vomal         Input Bias Current Drift         0         0.3         0.4         0.4           Vomal         Input Offset Current Drift         0         0.4         0.4         0.4           Vomal         Input Offset Current Drift         0         0.3	G/T	Gain vs Temperature	G < 1000 (Note 2)	•		20	50		20	50	ppm/°C
VosiH	V <sub>OST</sub>		$V_{OST} = V_{OSI} + V_{OSO}/G$	'							
V <sub>0SO</sub> Output Offset Voltage         V <sub>S</sub> ±5V to ±15V         ●         60         380         70         500           V <sub>OSOH</sub> Output Offset Voltage Hysteresis         (Note 3)         30         30         30           V <sub>OSO</sub> /T         Input Offset Drift (Note 8)         (Note 3)         0.05         0.3         0.06         0.4         μV           V <sub>OSO</sub> /T         Output Offset Drift (Note 8)         (Note 3)         0.7         3         0.8         4         μV           I <sub>OS</sub> /T         Input Offset Current Drift         0         100         400         120         550           I <sub>OS</sub> /T         Input Bias Current Drift         0         0.3         0.4         0.4         PA           I <sub>B</sub> Input Bias Current Drift         0         0.4         0.4         0.4         0.4         0.4         PA           V <sub>CM</sub> Input Voltage Range         G = 1, Other Input Grounded V <sub>S</sub> = ±2.3V to ±18V         0         0.4	V <sub>OSI</sub>	Input Offset Voltage	$V_S = \pm 5V \text{ to } \pm 15V$	•		18	60		23	80	μV
VosoH VosoH Voso/T         Output Offset Voltage Hysteresis (Note 3)         (Note 3)         30         30         30         4         μλ           Voso/T Voso/T         Input Offset Drift (Note 8)         (Note 3)         0.05         0.3         0.06         0.4         μλ           Input Offset Drift (Note 8)         (Note 3)         0.7         3         0.8         4         μλ           Input Offset Current Drift (Input Grounded Input Grounded Input Voltage Range)         0.3         0.4	V <sub>OSIH</sub>	Input Offset Voltage Hysteresis	(Notes 3, 6)			3.0			3.0		μV
Vos/T         Input Offset Drift (Note 8)         (Note 3)         0.05         0.3         0.06         0.4         μλ           Ios         Input Offset Drift         (Note 3)         0.7         3         0.8         4         μλ           Ios         Input Offset Current         0.07         3         0.4         pA           Ios         Input Offset Current Drift         0.3         0.4         pA           Ig/T         Input Bias Current Drift         0.4         0.4         0.4         pA           VCM         Input Voltage Range         G = 1, Other Input Grounded V <sub>S</sub> = ±2.3V to ±5V V <sub>S</sub> = ±2.5V to ±18V         0.4         0.4         0.4         pA           CMRR         Common Mode Rejection Ratio         1k Source Imbalance, V <sub>CM</sub> = 0V to ±10V G = 1         0.8         92         83         92         92         83         92         92         10         113         120         120         125         120         113         120         120         121         120         123         130         114         135         124         135         124         135         124         135         124         135         124         135         126         145         126         145<	V <sub>OSO</sub>	Output Offset Voltage	$V_S = \pm 5V \text{ to } \pm 15V$	•		60	380		70	500	μV
Voso/T         Output Offset Drift         (Note 3)         0.7         3         0.8         4         μλ           Ios         Input Offset Current         100         400         120         550         10s/m           Ios/T         Input Offset Current Drift         0.3         0.4         pA           I <sub>B</sub> Input Bias Current Drift         0.4         0.4         0.4         pA           V <sub>CM</sub> Input Voltage Range         G = 1, Other Input Grounded V <sub>S</sub> = ±2.3V to ±18V         0.4         0.4         0.4         0.4         0.4         pA           CMRR         Common Mode Rejection Ratio         1k Source Imbalance, V <sub>CM</sub> = 0V to ±10V G G = 1         0.5         0.4	V <sub>OSOH</sub>	Output Offset Voltage Hysteresis	(Notes 3, 6)			30			30		μV
Input Offset Current	V <sub>OSI</sub> /T	Input Offset Drift (Note 8)	(Note 3)	•		0.05	0.3		0.06	0.4	μV/°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>0S0</sub> /T	Output Offset Drift	(Note 3)	•		0.7	3		0.8	4	μV/°C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	I <sub>OS</sub>	Input Offset Current		•		100	400		120	550	pA
$ \begin{array}{ c c c c c } \hline I_B/T & Input Bias Current Drift & & & & & & & & & & & & & & & & & & &$	I <sub>OS</sub> /T	Input Offset Current Drift		•		0.3			0.4		pA/°C
$ \begin{array}{ c c c c c c c c } \hline V_{CM} & Input Voltage Range & G = 1, Other Input Grounded \\ \hline V_S = \pm 2.3V \ to \pm 5V \\ \hline V_S = \pm 5V \ to \pm 18V & -V_S + 2.1 & +V_S - 1.3 & -V_S + 2.1 & +V_S - 1.3 \\ \hline V_S = \pm 5V \ to \pm 18V & -V_S + 2.1 & +V_S - 1.4 & +V_S - 1.4 & +V_S - 1.4 \\ \hline \hline CMRR & Common Mode & 1k Source Imbalance, \\ \hline Rejection Ratio & Ik Source Imbalance, \\ \hline V_{CM} = 0V \ to \pm 10V & 88 & 92 & 83 & 92 \\ \hline G = 1 & 88 & 92 & 83 & 92 \\ \hline G = 100 & 110 & 97 & 110 \\ \hline G = 1000 & 115 & 120 & 113 & 120 \\ \hline G = 1000 & 117 & 135 & 114 & 135 \\ \hline \hline PSRR & Power Supply Rejection Ratio & V_S = \pm 2.3V \ to \pm 18V & 98 & 115 \\ \hline G = 10 & 123 & 130 & 118 & 130 \\ \hline G = 100 & 123 & 130 & 118 & 130 \\ \hline G = 100 & 127 & 135 & 124 & 135 \\ \hline G = 100 & 129 & 145 & 126 & 145 \\ \hline I_S & Supply Current & V_S = \pm 2.3V \ to \pm 18V & 1.0 & 1.5 & 1.0 & 1.5 \\ \hline V_{OUT} & Output Voltage Swing & R_L = 10k & -V_S + 1.4 & +V_S - 1.3 & -V_S + 1.4 & +V_S - 1.3 \\ \hline V_{OUT} & Output Current & -V_S + 2.3V \ to \pm 18V & -V_S + 1.6 & +V_S - 1.5 \\ \hline I_{OUT} & Output Current & 6 & 16 & 21 & 16 & 21 \\ \hline SR & Slew Rate & G = 1, V_{OUT} = \pm 10V & 0.65 & 1.1 & 0.65 & 1.1 & V_S + 1.5 \\ \hline \end{array}$	I <sub>B</sub>	Input Bias Current		•		75	450		105	600	pA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>B</sub> /T	Input Bias Current Drift		•		0.4			0.4		pA/°C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>CM</sub>	Input Voltage Range	$V_{S} = \pm 2.3 V \text{ to } \pm 5 V$								V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	CMRR	1	V <sub>CM</sub> = 0V to ±10V G = 1 G = 10 G = 100	•	100 115	110 120		97 113	110 120		dB dB dB dB
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PSRR	Power Supply Rejection Ratio	G = 1 G = 10 G = 100	•	123 127	130 135		118 124	130 135		dB dB dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Is	Supply Current	$V_S = \pm 2.3 V \text{ to } \pm 18 V$	•		1.0	1.5		1.0	1.5	mA
SR Slew Rate $G = 1, V_{OUT} = \pm 10V$ • 0.65 1.1 0.65 1.1	V <sub>OUT</sub>	Output Voltage Swing	$V_{S} = \pm 2.3 \text{V to } \pm 5 \text{V}$				•			0	V
	I <sub>OUT</sub>	Output Current		•	16	21		16	21		mA
$V_{REF}$ REF Voltage Range (Note 3) $\bullet$ $-V_S+1.6$ $+V_S-1.6$ $+V_S-1.6$	SR	Slew Rate	$G = 1, V_{OUT} = \pm 10V$	•	0.65	1.1		0.65	1.1		V/µs
	V <sub>REF</sub>	REF Voltage Range	(Note 3)	•	$-V_{S} + 1.6$		+V <sub>S</sub> -1.6	$-V_{S} + 1.6$		+V <sub>S</sub> -1.6	V



### **ELECTRICAL CHARACTERISTICS**

Γhe ● dei √ <sub>S</sub> = ±15	notes specifications which apply V, $V_{CM}$ = 0V, $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ ,	over the full operating tempe R <sub>L</sub> = 2k, unless otherwise no	ratu ted.	re range, otherwise specifi (Note 4)	ications are at T <sub>A</sub> = 25°C.	

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be imparied.

Note 2: Does not include the effect of the external gain resistor R<sub>G</sub>.

Note 3: This parameter is not 100% tested.

Note 4: The LT1167AC/LT1167C are designed, characterized and expected to meet the industrial temperature limits, but are not tested at  $-40^{\circ}$ C and 85°C. I-grade parts are guaranteed.

Note 5: This parameter is measured in a high speed automatic tester that does not measure the thermal effects with longer time constants. The magnitude of these thermal effects are dependent on the package used, heat sinking and air flow conditions.


**Note 6:** Hysteresis in offset voltage is created by package stress that differs depending on whether the IC was previously at a higher or lower temperature. Offset voltage hysteresis is always measured at 25°C, but the IC is cycled to 85°C I-grade (or 70°C C-grade) or -40°C I-grade (0°C C-grade) before successive measurement. 60% of the parts will pass the typical limit on the data sheet.

Note 7: Typical parameters are defined as the 60% of the yield parameter distribution.


Note 8: Referred to input.




#### Gain Nonlinearity, G = 1




#### Gain Nonlinearity, G = 10




#### Gain Nonlinearity, G = 100




#### Gain Nonlinearity, G = 1000




Gain Nonlinearity vs Temperature




**Gain Error vs Temperature** 




#### Distribution of Input Offset Voltage, $T_A = -40^{\circ}C$





Distribution of Input Offset Voltage, T<sub>A</sub> = 25°C




Distribution of Input Offset Voltage, T<sub>A</sub> = 85°C









#### Distribution of Output Offset Voltage, T<sub>A</sub> = 25°C




#### Distribution of Output Offset Voltage, T<sub>A</sub> = 85°C




## Distribution of Input Offset Voltage Drift




## Distribution of Output Offset Voltage Drift




Warm-Up Drift




#### Input Bias Current




#### Input Offset Current





## Input Bias and Offset Current vs Temperature















Positive Power Supply Rejection Ratio vs Frequency









Voltage Noise Density vs Frequency










0.1Hz to 10Hz Noise Voltage, Referred to Input, G = 1000





















1167 G23












## **Undistorted Output Swing** vs Frequency




Large-Signal Transient Response




**Small-Signal Transient Response** 




Settling Time vs Gain




Large-Signal Transient Response




**Small-Signal Transient Response** 




Settling Time vs Step Size



Slew Rate vs Temperature



**Output Voltage Swing** vs Load Current



### **BLOCK DIAGRAM**




Figure 1. Block Diagram

### THEORY OF OPERATION

The LT1167 is a modified version of the three op amp instrumentation amplifier. Laser trimming and monolithic construction allow tight matching and tracking of circuit parameters over the specified temperature range. Refer to the block diagram (Figure 1) to understand the following circuit description. The collector currents in Q1 and Q2 are trimmed to minimize offset voltage drift, thus assuring a high level of performance. R1 and R2 are trimmed to an absolute value of 24.7k to assure that the gain can be set accurately (0.05% at G = 100) with only one external resistor  $R_{\mbox{\scriptsize G}}.$  The value of  $R_{\mbox{\scriptsize G}}$  determines the transconductance of the preamp stage. As  $R_{\mbox{\scriptsize G}}$  is reduced for larger programmed gains, the transconductance of the input preamp stage increases to that of the input transistors Q1 and Q2. This increases the open-loop gain when the programmed gain is increased, reducing the input referred gain related errors and noise. The input voltage noise at gains greater than 50 is determined only by Q1 and Q2. At lower gains the noise of the difference amplifier and preamp gain setting resistors increase the noise. The gain bandwidth product is determined by C1, C2 and the preamp transconductance which increases with programmed gain. Therefore, the bandwidth does not drop proportionally to gain.

The input transistors Q1 and Q2 offer excellent matching, which is inherent in NPN bipolar transistors, as well as picoampere input bias current due to superbeta processing. The collector currents in Q1 and Q2 are held constant due to the feedback through the Q1-A1-R1 loop and Q2-A2-R2 loop which in turn impresses the differential input voltage across the external gain set resistor  $R_{G}$ . Since the current that flows through  $R_{G}$  also flows through R1 and R2, the ratios provide a gained-up differential voltage,  $G = (R1 + R2)/R_{G}$ , to the unity-gain difference amplifier A3. The common mode voltage is removed by A3, resulting in a single-ended output voltage referenced to the voltage on the REF pin. The resulting gain equation is:

$$V_{OUT} - V_{REF} = G(V_{IN}^+ - V_{IN}^-)$$

where:

$$G = (49.4k\Omega/R_G) + 1$$

solving for the gain set resistor gives:

$$R_G = 49.4k\Omega/(G-1)$$



### THEORY OF OPERATION

#### **Input and Output Offset Voltage**

The offset voltage of the LT1167 has two components: the output offset and the input offset. The total offset voltage referred to the input (RTI) is found by dividing the output offset by the programmed gain (G) and adding it to the input offset. At high gains the input offset voltage dominates, whereas at low gains the output offset voltage dominates. The total offset voltage is:

Total input offset voltage (RTI) = input offset + (output offset/G)

Total output offset voltage (RTO) = (input offset • G) + output offset

#### Reference Terminal

The reference terminal is one end of one of the four 10k resistors around the difference amplifier. The output voltage of the LT1167 (Pin 6) is referenced to the voltage on the reference terminal (Pin 5). Resistance in series with the REF pin must be minimized for best common mode rejection. For example, a  $2\Omega$  resistance from the REF pin to ground will not only increase the gain error by 0.02% but will lower the CMRR to 80dB.

#### **Single Supply Operation**

For single supply operation, the REF pin can be at the same potential as the negative supply (Pin 4) provided the output of the instrumentation amplifier remains inside the specified operating range and that one of the inputs is at least 2.5V above ground. The barometer application on the front page of this data sheet is an example that satisfies these conditions. The resistance R<sub>b</sub> from the bridge transducer to ground sets the operating current for the bridge and also has the effect of raising the input common mode voltage. The output of the LT1167 is always inside the specified range since the barometric pressure rarely goes low enough to cause the output to rail (30.00 inches of Hg corresponds to 3.000V). For applications that require the output to swing at or below the REF potential, the voltage on the REF pin can be level shifted. An op amp is used to buffer the voltage on the REF pin since a parasitic series resistance will degrade the CMRR. The application in the back of this data sheet, Four Digit Pressure Sensor, is an example.

#### **Output Offset Trimming**

The LT1167 is laser trimmed for low offset voltage so that no external offset trimming is required for most applications. In the event that the offset needs to be adjusted, the circuit in Figure 2 is an example of an optional offset adjust circuit. The op amp buffer provides a low impedance to the REF pin where resistance must be kept to minimum for best CMRR and lowest gain error.




Figure 2. Optional Trimming of Output Offset Voltage

#### **Input Bias Current Return Path**

The low input bias current of the LT1167 (350pA) and the high input impedance (200G $\Omega$ ) allow the use of high impedance sources without introducing additional offset voltage errors, even when the full common mode range is required. However, a path must be provided for the input bias currents of both inputs when a purely differential signal is being amplified. Without this path the inputs will float to either rail and exceed the input common mode range of the LT1167, resulting in a saturated input stage. Figure 3 shows three examples of an input bias current path. The first example is of a purely differential signal source with a  $10k\Omega$  input current path to ground. Since the impedance of the signal source is low, only one resistor is needed. Two matching resistors are needed for higher impedance signal sources as shown in the second example. Balancing the input impedance improves both common mode rejection and DC offset. The need for input resistors is eliminated if a center tap is present as shown in the third example.



### THEORY OF OPERATION




Figure 3. Providing an Input Common Mode Current Path

### APPLICATIONS INFORMATION

The LT1167 is a low power precision instrumentation amplifier that requires only one external resistor to accurately set the gain anywhere from 1 to 1000. The output can handle capacitive loads up to 1000pF in any gain configuration and the inputs are protected against ESD strikes up to 13kV (human body).

#### **Input Protection**

The LT1167 can safely handle up to  $\pm 20$ mA of input current in an overload condition. Adding an external 5k input resistor in series with each input allows DC input fault voltages up to  $\pm 100$ V and improves the ESD immunity to 8kV (contact) and 15kV (air discharge), which is the IEC 1000-4-2 level 4 specification. If lower value input resistors are needed, a clamp diode from the positive supply to each input will maintain the IEC 1000-4-2 specification to level 4 for both air and contact discharge.




Figure 4. Input Protection

A 2N4393 drain/source to gate is a good low leakage diode for use with 1k resistors, see Figure 4. The input resistors should be carbon and not metal film or carbon film.

#### **RFI Reduction**

In many industrial and data acquisition applications, instrumentation amplifiers are used to accurately amplify small signals in the presence of large common mode voltages or high levels of noise. Typically, the sources of these very small signals (on the order of microvolts or millivolts) are sensors that can be a significant distance from the signal conditioning circuit. Although these sensors may be connected to signal conditioning circuitry, using shielded or unshielded twisted-pair cabling, the cabling may act as antennae, conveying very high frequency interference directly into the input stage of the LT1167.

The amplitude and frequency of the interference can have an adverse effect on an instrumentation amplifier's input stage by causing an unwanted DC shift in the amplifier's input offset voltage. This well known effect is called RFI rectification and is produced when out-of-band interference is coupled (inductively, capacitively or via radiation) and rectified by the instrumentation amplifier's input transistors. These transistors act as high frequency signal detectors, in the same way diodes were used as RF envelope detectors in early radio designs. Regardless of the type of interference or the method by which it is coupled into the circuit, an out-of-band error signal appears in series with the instrumentation amplifier's inputs.



To significantly reduce the effect of these out-of-band signals on the input offset voltage of instrumentation amplifiers, simple lowpass filters can be used at the inputs. These filters should be located very close to the input pins of the circuit. An effective filter configuration is illustrated in Figure 5, where three capacitors have been added to the inputs of the LT1167. Capacitors C<sub>XCM1</sub> and C<sub>XCM2</sub> form lowpass filters with the external series resistors R<sub>S1.2</sub> to any out-of-band signal appearing on each of the input traces. Capacitor  $C_{XD}$  forms a filter to reduce any unwanted signal that would appear across the input traces. An added benefit to using  $C_{XD}$  is that the circuit's AC common mode rejection is not degraded due to common mode capacitive imbalance. The differential mode and common mode time constants associated with the capacitors are:

$$t_{\text{DM}(\text{LPF})} = (2)(R_{\text{S}})(C_{\text{XD}})$$

$$t_{CM(LPF)} = (R_{S1, 2})(C_{XCM1, 2})$$

Setting the time constants requires a knowledge of the frequency, or frequencies of the interference. Once this frequency is known, the common mode time constants can be set followed by the differential mode time constant. To avoid any possibility of inadvertently affecting the signal to be processed, set the common mode time constant an order of magnitude (or more) larger than the differential mode time constant. Set the common mode




Figure 5. Adding a Simple RC Filter at the Inputs to an Instrumentation Amplifier is Effective in Reducing Rectification of High Frequency Out-of-Band Signals

time constants such that they do not degrade the LT1167's inherent AC CMR. Then the differential mode time constant can be set for the bandwidth required for the application. Setting the differential mode time constant close to the sensor's BW also minimizes any noise pickup along the leads. To avoid any possibility of common mode to differential mode signal conversion, match the common mode time constants to 1% or better. If the sensor is an RTD or a resistive strain gauge, then the series resistors  $R_{\rm S1,\ 2}$  can be omitted, if the sensor is in proximity to the instrumentation amplifier.

#### "Roll Your Own"—Discrete vs Monolithic LT1167 Error Budget Analysis

The LT1167 offers performance superior to that of "roll your own" three op amp discrete designs. A typical application that amplifies and buffers a bridge transducer's differential output is shown in Figure 6. The amplifier, with its gain set to 100, amplifies a differential, full-scale output voltage of 20mV over the industrial temperature range. To make the comparison challenging, the low cost version of the LT1167 will be compared to a discrete instrumentation amp made with the A grade of one of the best precision quad op amps, the LT1114A. The LT1167C outperforms the discrete amplifier that has lower  $V_{\text{OS}}$ , lower  $I_{\text{B}}$  and comparable V<sub>OS</sub> drift. The error budget comparison in Table 1 shows how various errors are calculated and how each error affects the total error budget. The table shows the greatest differences between the discrete solution and the LT1167 are input offset voltage and CMRR. Note that for the discrete solution, the noise voltage specification is multiplied by  $\sqrt{2}$  which is the RMS sum of the uncorelated noise of the two input amplifiers. Each of the amplifier errors is referenced to a full-scale bridge differential voltage of 20mV. The common mode range of the bridge is 5V. The LT1114 data sheet provides offset voltage, offset voltage drift and offset current specifications for the matched op amp pairs used in the error-budget table. Even with an excellent matched op amp like the LT1114, the discrete solution's total error is significantly higher than the LT1167's total error. The LT1167 has additional advantages over the discrete design, including lower component cost and smaller size.






Figure 6. "Roll Your Own" vs LT1167

Table 1. "Roll Your Own" vs LT1167 Error Budget

		"ROLL YOUR OWN"' CIRCUIT	ERROR, ppm OF FULL SCALE		
ERROR SOURCE	LT1167C CIRCUIT CALCULATION	CALCULATION	LT1167C	"ROLL YOUR OWN"	
Absolute Accuracy at T <sub>A</sub> = 25°C					
Input Offset Voltage, μV	60μV/20mV	100μV/20mV	3000	5000	
Output Offset Voltage, μV	(300μV/100)/20mV	[(60µV)(2)/100]/20mV	150	60	
Input Offset Current, nA	[(450pA)(350/2)Ω]/20mV	[(450pA)(350Ω)/2]/20mV	4	4	
CMR, dB	$110dB \rightarrow [(3.16ppm)(5V)]/20mV$	[(0.02% Match)(5V)]/20mV	790	500	
		Total Absolute Error	3944	5564	
Drift to 85°C					
Gain Drift, ppm/°C	(50ppm + 10ppm)(60°C)	(100ppm/°C Track)(60°C)	3600	6000	
Input Offset Voltage Drift, µV/°C	[(0.4µV/°C)(60°C)]/20mV	[(1.6µV/°C)(60°C)]/20mV	1200	4800	
Output Offset Voltage Drift, μV/°C	[6µV/°C)(60°C)]/100/20mV	[(1.1µV/°C)(2)(60°C)]/100/20mV	180	66	
		Total Drift Error	4980	10866	
Resolution					
Gain Nonlinearity, ppm of Full Scale	15ppm	10ppm	15	10	
Typ 0.1Hz to 10Hz Voltage Noise, μV <sub>P-P</sub>	0.28μV <sub>P-P</sub> /20mV	$(0.3\mu V_{P-P})(\sqrt{2})/20mV$	14	21	
		Total Resolution Error	29	31	
		Grand Total Error	8953	16461	

 $G = 100, V_S = \pm 15V$ 

All errors are min/max and referred to input.

#### **Current Source**

Figure 7 shows a simple, accurate, low power programmable current source. The differential voltage across Pins 2 and 3 is mirrored across  $R_G$ . The voltage across  $R_G$  is amplified and applied across  $R_X$ , defining the output

current. The  $50\mu A$  bias current flowing from Pin 5 is buffered by the LT1464 JFET operational amplifier. This has the effect of improving the resolution of the current source to 3pA, which is the maximum I<sub>B</sub> of the LT1464A. Replacing R<sub>G</sub> with a programmable resistor greatly increases the range of available output currents.






Figure 7. Precision Voltage-to-Current Converter

#### Nerve Impulse Amplifier

The LT1167's low current noise makes it ideal for high source impedance EMG monitors. Demonstrating the LT1167's ability to amplify low level signals, the circuit in Figure 8 takes advantage of the amplifier's high gain and low noise operation. This circuit amplifies the low level nerve impulse signals received from a patient at Pins 2 and 3.  $R_G$  and the parallel combination of R3 and R4 set a gain of ten. The potential on LT1112's Pin 1 creates a ground for the common mode signal. C1 was chosen to maintain the stability of the patient ground. The LT1167's high CMRR ensures that the desired differential signal is amplified and unwanted common mode signals are attenuated. Since the DC portion of the signal is not

important, R6 and C2 make up a 0.3Hz highpass filter. The AC signal at LT1112's Pin 5 is amplified by a gain of 101 set by (R7/R8) +1. The parallel combination of C3 and R7 form a lowpass filter that decreases this gain at frequencies above 1kHz. The ability to operate at  $\pm 3V$  on 0.9mA of supply current makes the LT1167 ideal for battery-powered applications. Total supply current for this application is 1.7mA. Proper safeguards, such as isolation, must be added to this circuit to protect the patient from possible harm.

## Low $I_B$ Favors High Impedance Bridges, Lowers Dissipation

The LT1167's low supply current, low supply voltage operation and low input bias currents optimize it for battery-powered applications. Low overall power dissipation necessitates using higher impedance bridges. The single supply pressure monitor application (Figure 9) shows the LT1167 connected to the differential output of a 3.5k bridge. The bridge's impedance is almost an order of magnitude higher than that of the bridge used in the error-budget table. The picoampere input bias currents keep the error caused by offset current to a negligible level. The LT1112 level shifts the LT1167's reference pin and the ADC's analog ground pins above ground. The LT1167's and LT1112's combined power dissipation is still less than the bridge's. This circuit's total supply current is just 2.8mA.




Figure 8. Nerve Impulse Amplifier





Figure 9. Single Supply Bridge Amplifier

## TYPICAL APPLICATION

**AC Coupled Instrumentation Amplifier** 








## PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)









## PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

S8 Package 8-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)






SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
\*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD

S08 1298



<sup>\*\*</sup>DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

## 4-Digit Pressure Sensor



PART NUMBER	DESCRIPTION	COMMENTS
LTC1100	Precision Chopper-Stabilized Instrumentation Amplifier	Best DC Accuracy
LT1101	Precision, Micropower, Single Supply Instrumentation Amplifier	Fixed Gain of 10 or 100, I <sub>S</sub> < 105μA
LT1102	High Speed, JFET Instrumentation Amplifier	Fixed Gain of 10 or 100, 30V/µs Slew Rate
LT1168	Low Power, Single Resistor Programmable Instrumentation Amplifier	I <sub>SUPPLY</sub> = 530μA Max
LTC®1418	14-Bit, Low Power, 200ksps ADC with Serial and Parallel I/O	Single Supply 5V or $\pm$ 5V Operation, $\pm$ 1.5LSB INL and $\pm$ 1LSB DNL Max
LT1460	Precision Series Reference	Micropower; 2.5V, 5V, 10V Versions; High Precision
LT1468	16-Bit Accurate Op Amp, Low Noise Fast Settling	16-Bit Accuracy at Low and High Frequencies, 90MHz GBW, 22V/µs, 900ns Settling
LTC1562	Active RC Filter	Lowpass, Bandpass, Highpass Responses; Low Noise, Low Distortion, Four 2nd Order Filter Sections
LTC1605	16-Bit, 100ksps, Sampling ADC	Single 5V Supply, Bipolar Input Range: ±10V, Power Dissipation: 55mW Typ