

# Dual Precision, Low Cost, High Speed BiFET Op Amp

**AD712** 

#### **FEATURES**

Enhanced replacement for LF412 and TL082 AC performance  $Settles\ to\ \pm0.01\%\ in\ 1.0\ \mu s$ 

16 V/μs minimum slew rate (AD712J)

3 MHz minimum unity-gain bandwidth (AD712J)

DC performance

200 V/mV minimum open-loop gain (AD712K)
Surface mount available in tape and reel in
accordance with the EIA-481A standard
MIL-STD-883B parts available

Single version available: AD711

**Quad version: AD713** 

Available in PDIP, SOIC\_N, and CERDIP packages

#### **CONNECTION DIAGRAM**




Figure 1. 8-Lead PDIP (N-Suffix), SOIC\_N (R-Suffix), and CERDIP (Q-Suffix)

### **GENERAL DESCRIPTION**

The AD712 is a high speed, precision, monolithic operational amplifier offering high performance at very modest prices. Its very low offset voltage and offset voltage drift are the results of advanced laser wafer trimming technology. These performance benefits allow the user to easily upgrade existing designs that use older precision BiFETs and, in many cases, bipolar op amps.

The superior ac and dc performance of this op amp makes it suitable for active filter applications. With a slew rate of 16 V/ $\mu$ s and a settling time of 1  $\mu$ s to  $\pm 0.01\%$ , the AD712 is ideal as a buffer for 12-bit digital-to-analog and analog-to-digital converters and as a high speed integrator. The settling time is unmatched by any similar IC amplifier.

The combination of excellent noise performance and low input current also make the AD712 useful for photo diode preamps. Common-mode rejection of 88 dB and open-loop gain of 400 V/mV ensure 12-bit performance even in high speed unity-gain buffer circuits.

The AD712 is pinned out in a standard op amp configuration and is available in seven performance grades. The AD712J and AD712K are rated over the commercial temperature range of  $0^{\circ}$ C to  $70^{\circ}$ C. The AD712A is rated over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. The AD712S is rated over the

military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C and is available processed to MIL-STD-883B, Rev. C.

Extended reliability PLUS screening is available, specified over the commercial and industrial temperature ranges. PLUS screening includes 168-hour burn-in, in addition to other environmental and physical tests.

The AD712 is available in 8-lead PDIP, SOIC\_N, and CERDIP packages.

### **PRODUCT HIGHLIGHTS**

- 1. The AD712 offers excellent overall performance at very competitive prices.
- The Analog Devices, Inc. advanced processing technology and 100% testing guarantee a low input offset voltage (3 mV maximum, J grade). Input offset voltage is specified in the warmed-up condition.
- 3. Together with precision dc performance, the AD712 offers excellent dynamic response. It settles to  $\pm 0.01\%$  in 1  $\mu$ s and has a minimum slew rate of 16 V/ $\mu$ s. Thus, this device is ideal for applications such as DAC and ADC buffers that require a combination of superior ac and dc performance.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **SPECIFICATIONS**

 $V_S = \pm 15 \ V \ @ \ T_A = 25 \ ^\circ C$ , unless otherwise noted. Specifications in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

Table 1.

	AD712J/A/S			AD712K			
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
INPUT OFFSET VOLTAGE <sup>1</sup>							
Initial Offset		0.3	3/1/1		0.2	1.0	mV
T <sub>MIN</sub> to T <sub>MAX</sub>			4/2/ <b>2</b>			2.0	mV
vs. Temp		7	20/20/ <b>20</b>		7	10	μV/°C
vs. Supply	76	95		80	100		dB
T <sub>MIN</sub> to T <sub>MAX</sub>	76/76/ <b>76</b>			80			dB
Long-Term Offset Stability		15			15		μV/month
INPUT BIAS CURRENT <sup>2</sup>							
$V_{CM} = 0 V$		25	75		20	75	pА
$V_{CM} = 0 V @ T_{MAX}$		0.6/1.6/26	1.7/4.8/77		0.5	1.7	nA
$V_{CM} = \pm 10 \text{ V}$		510, 110, 25	100			100	pA
INPUT OFFSET CURRENT							les s
$V_{CM} = 0 V$		10	25		5	25	рА
$V_{CM} = 0 V @ T_{MAX}$		0.3/0.7/11	0.6/1.6/26		0.1	0.6	nA
MATCHING CHARACTERISTICS		0.5/0.7/11	0.0/ 1.0/20		0.1	0.0	11/1
Input Offset Voltage			3/1/1			1.0	mV
T <sub>MIN</sub> to T <sub>MAX</sub>			4/2/ <b>2</b>			2.0	mV
			20/20/ <b>20</b>			10	
Input Offset Voltage Drift							μV/°C
Input Bias Current			25			25	pA
Crosstalk		400			100		lo.
@ f = 1 kHz		120			120		dB
@ f = 100 kHz		90			90		dB
FREQUENCY RESPONSE							
Small Signal Bandwidth	3.0	4.0		3.4	4.0		MHz
Full Power Response		200			200		kHz
Slew Rate	16	20		18	20		V/µs
Settling Time to 0.01%		1.0	1.2		1.0	1.2	μs
Total Harmonic Distortion		0.0003			0.0003		%
INPUT IMPEDANCE							
Differential		3×10 <sup>12</sup>   5.5			3×10 <sup>12</sup>   5.5		Ω  pF
Common Mode		3×10 <sup>12</sup>   5.5			3×10 <sup>12</sup>   5.5		Ω  pF
INPUT VOLTAGE RANGE							
Differential <sup>3</sup>		±20			±20		V
Common-Mode Voltage⁴		+14.5, -11.5			+14.5, -11.5		V
T <sub>MIN</sub> to T <sub>MAX</sub>	$-V_{s} + 4$		$+V_s-2$	$-V_{s} + 4$		$+V_s-2$	V
Common-Mode Rejection Ratio							
$V_{CM} = \pm 10 \text{ V}$	76	88		80	88		dB
$T_{MIN}$ to $T_{MAX}$	76/76/ <b>76</b>	84		80	84		dB
$V_{CM} = \pm 11 V$	70	84		76	84		dB
T <sub>MIN</sub> to T <sub>MAX</sub>	70/70/ <b>70</b>	80		74	80		dB
INPUT VOLTAGE NOISE		2			2		μV p-p
		45			- 45		nV/√Hz
		22			22		nV/√Hz
		18			18		nV/√Hz
		16			16		nV/√Hz

Rev. G | Page 3 of 20

# **AD712**

		AD712J/A/S			AD712K		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
INPUT CURRENT NOISE		0.01			0.01		pA/√Hz
OPEN-LOOP GAIN	150	400		200	400		V/mV
	100/100/ <b>100</b>			100			V/mV
OUTPUT CHARACTERISTICS							
Voltage	+13, -12.5	+13.9, -13.3		+13, -12.5	+13.9, -13.3		V
	±12/±12/ <b>±12</b>	+13.8, -13.1		±12	+13.8, -13.1		V
Current		+25			+25		mA
POWER SUPPLY							
Rated Performance		±15			±15		V
Operating Range	±4.5		±18	±4.5		±18	V
Quiescent Current		+5.0	+6.8		+5.0	+6.0	mA

<sup>&</sup>lt;sup>1</sup> Input offset voltage specifications are guaranteed after 5 minutes of operation at T<sub>A</sub> = 25°C.

<sup>2</sup> Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at T<sub>A</sub> = 25°C. For higher temperatures, the current doubles every 10°C.

<sup>3</sup> Defined as voltage between inputs, such that neither exceeds ±10 V from ground.

<sup>4</sup> Typically exceeding −14.1 V negative common-mode voltage on either input results in an output phase reversal.

### **ABSOLUTE MAXIMUM RATINGS**

### Table 2.

Parameter	Rating		
Supply Voltage	±18 V		
Internal Power Dissipation <sup>1</sup>			
Input Voltage <sup>2</sup>	±18 V		
Output Short-Circuit Duration	Indefinite		
Differential Input Voltage	$+V_S$ and $-V_S$		
Storage Temperature Range			
Q-Suffix	−65°C to +150°C		
N-Suffix and R-Suffix	−65°C to +125°C		
Operating Temperature Range			
AD712J/K	0°C to 70°C		
AD712A	-40°C to +85°C		
AD712S	−55°C to +125°C		
Lead Temperature Range (Soldering 60 sec)	300°C		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

8-lead PDIP package:  $\theta_{JA} = 165$ °C/W

8-lead CERDIP package:  $\theta_{JC} = 22^{\circ}\text{C/W}; \, \theta_{JA} = 110^{\circ}\text{C/W}$ 

8-lead SOIC package:  $\theta_{JA} = 100^{\circ}\text{C/W}$ 

### **ESD CAUTION**


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup> Thermal characteristics:

 $<sup>^2</sup>$  For supply voltages less than  $\pm 18$  V, the absolute maximum voltage is equal to the supply voltage.


### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-001-BA
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.


Figure 53. 8-Lead Plastic Dual In-Line Package [PDIP] (N-8)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 54. 8-Lead Ceramic Dual In-Line Package [CERDIP] (Q-8) Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 55. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

# **AD712**

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
AD712AQ	−40°C to +85°C	8-Lead CERDIP	Q-8
AD712JN	0°C to 70°C	8-Lead PDIP	N-8
AD712JNZ <sup>1</sup>	0°C to 70°C	8-Lead PDIP	N-8
AD712JR	0°C to 70°C	8-Lead SOIC_N	R-8
AD712JR-REEL	0°C to 70°C	8-Lead SOIC_N	R-8
AD712JR-REEL7	0°C to 70°C	8-Lead SOIC_N	R-8
AD712JRZ <sup>1</sup>	0°C to 70°C	8-Lead SOIC_N	R-8
AD712JRZ-REEL <sup>1</sup>	0°C to 70°C	8-Lead SOIC_N	R-8
AD712JRZ-REEL7 <sup>1</sup>	0°C to 70°C	8-Lead SOIC_N	R-8
AD712KN	0°C to 70°C	8-Lead PDIP	N-8
AD712KNZ <sup>1</sup>	0°C to 70°C	8-Lead PDIP	N-8
AD712KR	0°C to 70°C	8-Lead SOIC_N	R-8
AD712KR-REEL	0°C to 70°C	8-Lead SOIC_N	R-8
AD712KR-REEL7	0°C to 70°C	8-Lead SOIC_N	R-8
AD712KRZ <sup>1</sup>	0°C to 70°C	8-Lead SOIC_N	R-8
AD712KRZ-REEL <sup>1</sup>	0°C to 70°C	8-Lead SOIC_N	R-8
AD712KRZ-REEL7 <sup>1</sup>	0°C to 70°C	8-Lead SOIC_N	R-8
AD712SQ/883B	−55°C to +125°C	8-Lead CERDIP	Q-8

 $<sup>^{1}</sup>$  Z = Pb-free part.

