

DS26334DK/DS26324DK 3.3V, 16-Channel, E1/T1/J1 Short-/Long-Haul LIU Design Kit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS26334DK/DS26324DK is a fully integrated design kit for the DS26334 and DS26324 3.3V, 16-channel, E1/T1/J1 line interface units (LIUs). This design kit contains all the necessary circuitry to evaluate the DS26334 and DS26324 in all modes of operation. The design kit also includes an on-board microprocessor to run real-time code for further part evaluation.

DESIGN KIT CONTENTS


DS26334DK Board with a DS26324 or DS26334
5V AC/DC Adapter
3ft USB Cable
Download:
ChipView Software
DS26334DK/DS26324DK.def Definition File
DS26334DK/DS26324DK Data Sheet

ORDERING INFORMATION

PART	DESCRIPTION
DS26334DK	Design Kit Board for DS26334
DS26324DK	Design Kit Board for DS26324

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Demonstrates Key Functions of the DS26334/DS26324
- Includes DS26334/DS26324 x 16-Port LIU, Transformers, 75Ω BNC Connectors, RJ-48 Connectors, and Termination Passives
- Communicates Directly with any PC with a USB or RS-232 Serial Interface
- High-Level Windows®-Based Software Provides Visual Access to All Registers
- Software-Controlled (Register) Mapped Configuration Switches Facilitate Real-Time Clock and Signal Routing
- Precision Test Points for All Clocks and Signals
- On-Board T1 and E1 Crystal Oscillators for Stable Clock Generation
- On-Board BERT for Testing and Pattern Generation



Windows is a registered trademark of Microsoft Corp.

TABLE OF CONTENTS

COMPONENT LIST	3
BOARD FLOORPLAN	6
BASIC OPERATION	7
HARDWARE CONFIGURATION	7
QUICK START (HARDWARE SETTINGS—SINGLE POWER SUPPLY)	7
JTAG CONFIGURATION	7
<i>Table 1. JTAG Connector (J6) Pinout</i>	<i>7</i>
<i>Figure 1. DS26334DK JTAG Chain</i>	<i>8</i>
ADDRESS/DATA BUS CONNECTOR	8
<i>Table 2. Address/Data Connector Pinout</i>	<i>8</i>
TELECOM CLOCK AND DATA TEST POINTS	9
<i>Table 3. Telecom Connector Pinout</i>	<i>9</i>
ON-BOARD BIT ERROR-RATE TESTER (BERT)	9
<i>Table 4. BERT Connector Pinout</i>	<i>9</i>
PROM SPI CONFIGURATION	10
<i>Figure 2. SPI Timing Diagram</i>	<i>10</i>
<i>Figure 3. SPI Configuration with PROM</i>	<i>11</i>
<i>Table 5. Configuration Memory</i>	<i>11</i>
SOFTWARE CONFIGURATION	12
QUICK START (SOFTWARE—CHIPVIEW)	12
MEMORY MAP	12
<i>Table 6. DS26334DK Relative Address Map</i>	<i>12</i>
<i>Table 7. General-Purpose FPGA Memory Map</i>	<i>12</i>
ID REGISTERS	13
CONTROL REGISTERS	13
DS26334 INFORMATION	21
DS26324 INFORMATION	21
DS26334DK/DS26324DK INFORMATION	21
TECHNICAL SUPPORT	21
ERRATA	21
SCHEMATICS	21

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER/ PART NUMBER
C1, C4, C6, C7, C31, C33–C41, C43–C46, C49, C51–C54, C56– C58, C61–C93, C95–C108	66	0.1 μ F \pm 20%, 16V X7R ceramic capacitors (0603)	AVX 0603YC104MAT
C2, C3, C27, C37, C42, C48, C50, C55, C59, C60	10	1 μ F \pm 10%, 16V ceramic capacitors (1206)	Panasonic ECJ-3YB1C105K
C5, C16, C26, C30, C34, C35, C94	7	10 μ F \pm 20%, 10V ceramic capacitors (1206)	Panasonic ECJ-3YB1A106M
C8–C14, C17–C25	16	470pF \pm 10%, 100V ceramic capacitors (0603)	Panasonic ECJ-1VB2A471K
C15	1	6.8 μ F \pm 10%, 6.3V X5R ceramic capacitors (1206)	Panasonic ECJ-3YB0J685K
C28, C29, C32, C109, C110	5	68 μ F \pm 20%, 16V tantalum capacitors (D case)	Panasonic ECS-T1CD686R
C36, C38, C47	3	22pF \pm 5%, 25V ceramic capacitors (0603)	AVX 06033A220JAT
C39, C40	2	10pF \pm 5%, 50V ceramic capacitors (1206) (tall case)	Phycomp 1206CG100J9B200
D1, D20	2	Green LEDs (SMD)	Panasonic LN1351C
D2–D19	18	Red LEDs (SMD)	Panasonic LN1251C
D21, D22, D23	3	1A, 40V Schottky diodes	International Rectifier 10BQ040
H1–H4	4	KIT, 4-40 hardware 0.75 nylon standoff and 0.25 nylon screw	Not applicable 4-40KIT2
J1	1	DB9 right-angle connector (short case)	AMP 788750-2
J2	1	Black, single right angle (Type B)	Molex Not applicable
J3	1	2.5mm connector Power jack, right-angle PC board mount	Switchcraft RAPC712
J4	1	40-pin terminal strip (dual row, vertical)	Samtec TSW-120-07-T-D
J5, J7, J8, J28–J31, J34–J37, J40–J43, J49–J52	19	5-pin, 75 Ω BNC connectors (vertical)	Cambridge CP-BNCP-004
J6, J9–J25	18	14-pin headers (dual row, vertical)	Samtec TSW-107-14-T-D
J26, J27, J32, J33, J38, J39, J47, J48	8	2-pin headers, 0.100in centers (vertical)	Samtec TSW-102-07-T-S
J44, J45, J46	3	100-mil 3-position jumpers	Samtec Not applicable
J53, J54	2	8-pin 4-port RJ45 jacks (right angle)	Molex 43223-8140
L1	1	1.0 μ H \pm 20%, 2-pin SMT inductor	Coiltronics UP1B-1R0
R1, R20, R61, R90, R138	5	Resistors (0603) DO NOT POPULATE	—

DESIGNATION	QTY	DESCRIPTION	SUPPLIER/ PART NUMBER
R2, R23, R37, R38, R39, R42, R45, R47–R50, R52, R53, R55, R57– R60, R66–R69, R71, R72, R74– R76, R79, R80, R85, R88, R89, R91, R99, R103, R104, R105, R110	38	10k Ω \pm 5%, 1/16W resistors (0603)	Panasonic ERJ-3GEYJ103V
R3–R19, R21, R22, R24–R36, R41, R44, R46, R51, R63, R64, R65, R81, R82, R102, R109, R116, R120, R121, R122, R126, R130, R131, R132, R134–R137, R139, R140, R148, R151, R153	60	33 Ω \pm 5%, 1/16W resistors (0603)	Panasonic ERJ-3GEYJ330V
R40, R70, R73, R77, R78, R83, R84, R86, R87, R92, R93, R95– R98, R100, R101, R106, R107, R108	20	330 Ω \pm 5%, 1/16W resistors (0603)	Panasonic ERJ-3GEYJ331V
R43, R62	2	15k Ω \pm 5%, 1/16W resistors (0603)	Panasonic ERJ-3GEYJ153V
R54	1	Resistor (1206) DO NOT POPULATE	—
R56	1	470 Ω \pm 5%, 1/16W resistor (0603)	Panasonic ERJ-3GEYJ471V
R94	1	51 Ω \pm 5%, 1/16W resistor (0603)	Panasonic ERJ-3GEYJ510V
R111–R115, R117, R118, R119, R123, R124, R125, R127, R128, R129, R133, R141–R144, R146, R147, R149, R150, R152, R154–R161	32	60.4 Ω \pm 1%, 1/16W resistors (0603)	Panasonic ERJ-3EKF60R4V
R145	1	22k Ω \pm 5%, 1/16W resistor (0603)	Panasonic ERJ-3GEYJ223V
SW1, SW2, SW6	3	4-pin single-pole switch	Panasonic EVQPAE04M
SW3, SW4, SW5, SW7	4	6-pin slide switches (DPDT, through hole)	Tyco Electronics SSA22
T1–T4	4	32-pin transmit/receive SMT transformers (1:2 and 1:1)	Pulse Engineering TX1475
U1	1	8-bit FIFO USB UART (32-pin LQFP)	FTDI FT245BM
U2	1	MCORE Microcontroller (144-pin LQFP)	Motorola MMC2107PV
U3, U10	2	128k x 8 SRAM (32-pin SO)	Cypress CY62128VL-70SC

DESIGNATION	QTY	DESCRIPTION	SUPPLIER/ PART NUMBER
U4	1	DS2174 EBERT (44-pin PLCC, 0°C to +70°C)	Dallas Semiconductor DS2174Q
U5	1	Spartan-II 2.5V FPGA, 200k gate (256-pin BGA)	Xilinx XC2S200-5FG256C
U6	1	3.3V, 16-channel, E1/T1/J1 long-haul LIU (256-pin BGA, 0°C to +70°C)	Dallas Semiconductor DS26334
U7	1	Dual RS-232 transmitter/receiver (150-mil, 16-pin SO)	Dallas Semiconductor DS232AR
U8, U11	2	High-speed buffers	Fairchild Semiconductor NC7SZ86
U9, U20	2	1.5W, 3.3V or adj, 1A linear regulators (16-pin TSSOP-EP)	Maxim MAX1793EUE-33
U12	1	PROM for FPGA (44-pin TQFP)	Xilinx XC18V02VQ44C
U13, U14, U18	3	Hex inverters (14-pin SO)	Toshiba TC74HC04AFN
U15	1	2.5V or adj linear regulator (8-pin μ MAX/SO)	Maxim MAX1792EUA25
U16	1	Platform flash in-system programmable configuration PROM (2Mb, 20-pin TSSOP)	Xilinx XCF02SVO20C
U17	1	Quad 2-input NAND gate (14-pin SO)	Toshiba TC74HC00AFN
U19	1	Switch debouncer (4-pin SOT143)	Maxim MAX6816EUS-T
X1	1	6.00MHz low-profile crystal	Pletronics LP49-26-6.00M
X2	1	8.000MHz low-profile crystal	Ecliptek Corp. EC1-8.000M
Y1	1	Oscillator, crystal clock 5V, 2.048MHz	SaRonix NTH039A-2.0480
Y2	1	Oscillator, crystal clock 5V, 1.544MHz	SaRonix NTH039A-1.5440

BASIC OPERATION

This design kit relies upon several supporting files, which are available for downloading on our website at www.maxim-ic.com/DS26334DK.

The support files are used with an evaluation program called ChipView, which is available for download at www.maxim-ic.com/telecom.

HARDWARE CONFIGURATION

Quick Start (Hardware Settings—Single Power Supply)

- For single power-supply operation, short jumpers J44, J45, and J46 between the 3.3V pin and the VLIU pin. This connects VDD of the DS26334/DS26324 to the 3.3V supply on the design kit.
- Ensure that the FLASH switch (SW3) is in the *RUN* position.
- Ensure that the FPGA switch (SW5) is in the *ON* position.
- Ensure that the SPI/PROM switch (SW7) is in the *OFF* position.
- If using the serial port, connect an RS-232 serial cable from DS26334DK (J1) to the PC.
- If using the USB port, connect a USB cable from DS26334DK (J2) to the PC.
- Connect AC/DC adapter with an AC power source and the DS26334DK (J3). PWR LED should be on.

JTAG Configuration


The JTAG chain is controlled by the connector JTAG CON (J6) and two on-board switches: FLASH (SW3) and ONCE/JTAG (SW4). Depending on the function, such as programming the internal microcontroller flash or performing boundary scan operations, the JTAG CON connector can be used and the switches can be configured to accomplish the desired task. For information on programming the internal flash of the on-board microcontroller, refer to the MMC2107 microcontroller user manual and board schematic.

For most purposes, having the complete JTAG chain is sufficient. [Figure 1](#) shows the complete chain as well as what order the devices appear during boundary scan. [Table 1](#) shows the pinout of the JTAG connector. Connect any JTAG cable to the connector to perform all operations. Note the JTAG chain changes depending on the switch SW4. The ONCE location of SW4 is used for programming the on-board microcontroller only.

Table 1. JTAG Connector (J6) Pinout

PIN	NAME
1	JTDI
2, 4, 6, 7	GND
3	JTDO
5	JTCLK
8	ALIGN KEY
9	BRD RST
10	JTMS
11	BRD V3.3
12	JDE
13	N.C.
14	JTRST

Figure 1. DS26334DK JTAG Chain



Address/Data Bus Connector

The DS26334DK has a connector (J4) to monitor all local bus activity for the design kit. All the signals can be captured with a high-impedance probe and displayed on an oscilloscope or logic analyzer. **Note:** If the FPGA switch (SW5) is in the “OFF” position, the on-board microcontroller will no longer drive any data onto the local bus. Therefore, the user can now connect the local bus of the DS26334/DS26324 into another system without making any modifications to the hardware. See [Table 2](#) for specific pin information for connector J4.

Table 2. Address/Data Connector Pinout

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	A8	Local Address Bit 8	2	D0	Local Data Bit 0
3	A7	Local Address Bit 7	4	D1	Local Data Bit 1
5	A6	Local Address Bit 6	6	D2	Local Data Bit 2
7	A5	Local Address Bit 5	8	D3	Local Data Bit 3
9	A4	Local Address Bit 4	10	D4	Local Data Bit 4
11	A3	Local Address Bit 3	12	D5	Local Data Bit 5
13	A2	Local Address Bit 2	14	D6	Local Data Bit 6
15	A1	Local Address Bit 1	16	D7	Local Data Bit 7
17	A0	Local Address Bit 0	18	CLKE	SPI Clock Edge Select
19	MUX	Mux	20	RDY	Ready Handshake from LIU
21	CSFPGA	Chip Select FPGA	22	OE	Output Enable LIU
23	CSBERT	Chip Select DS2174	24	MOTEL	Motorola/Intel Select
25	CSLIU	Chip Select DS26334/DS26324	26	INT	Interrupt for DS26334/DS26324
27	ALELIU	Address Latch Enable	28	FPGAEN	FPGA Enable Pin
29	RD	Read Signal	30	UIN1	User Input 1
31	WR	Write Signal	32	UIN2	User Input 2
33	MODESEL	Mode Select	34, 36	3.3V	Board 3.3V
35	RSTLIU	Reset DS26334/DS26324	37–40	GND	Ground

Telecom Clock and Data Test Points

The DS26334DK has high-impedance test points for all the telecom signals that are related to the LIU. These signals are split up by port number and marked with easy to read silkscreen labels. [Table 3](#) shows the telecom connector for port 1. The pinout for this connector is repeated for all 16 ports.

Table 3. Telecom Connector Pinout

PIN	NAME	FUNCTION
1	TCLK	Transmit Clock Input
2, 4, 6, 8, 10, 12, 14	GND	Ground
3	RCLK	Receive Clock Output
5	TPOS	Transmit Positive Data Input
7	RPOS	Receive Positive Data Output
9	TNEG	Transmit Negative Data Input
11	RNEG	Receive Positive Data Output
13	RLOS	Receive Loss-of-Signal Output

Note that the input signals in the telecom connector go from the connector to the on-board FPGA, then to the DS26334/DS26324. The FPGA was designed to perform specific signal routing functions such as looping back RPOS to TPOS on a particular port or transferring data from the on-board BERT. If you are using user-defined data and drive the signal on the connector, be sure to tri-state the input signal in the FPGA. **FAILURE TO DO SO COULD CAUSE DAMAGE TO THE FPGA!**

On-Board Bit Error-Rate Tester (BERT)

The DS26334DK has an on-board bit error-rate tester (BERT) to generate and detect errors in either pseudorandom or user-defined patterns. The BERT on the DS26334DK is the DS2174. A header for the relevant signals related to the BERT is located on the board (J22). See [Table 4](#) for the pinout of the BERT connector. The BERT signals are routed into the FPGA and can be muxed into any of the 16 DS26334/DS26324 LIU ports under software control. For all questions concerning the operation of the on-board BERT, refer to the device data sheet available online at www.maxim-ic.com/telecom. If you are using user-defined data and driver the signal on the connector, be sure to tri-state the input signal in the FPGA. **FAILURE TO DO SO COULD CAUSE DAMAGE TO THE FPGA!**

Table 4. BERT Connector Pinout

PIN	NAME	FUNCTION
1	TCLK_EN	BERT TCLK Enable
2, 4, 6, 8, 10, 12, 14	GND	Ground
3	TCLKIN	BERT TCLK Input
5	TCLKO	BERT TCLK Output
7	RCLKIN	BERT RCLK Input
9	RCLKEN	BERT RCLK Enable
11	TDAT	BERT TDAT Output
13	RDAT	BERT RDAT Input

PROM SPI Configuration


In software mode, it is possible to configure the DS26334/DS26324 using a parallel interface or a serial peripheral interface (SPI). Most advanced microcontrollers have both a parallel interface and SPI interface such as the microcontroller on the DS26334DK. The command you send to the microcontroller through either the USB or serial port determines if that data is placed on the parallel or SPI bus. Refer to the data sheet for [ChipView](#) on the particular commands required to switch data ports.

A unique feature with the SPI port is that a PROM can be used to provide the LIU with the specific data needed for configuration. If the data in the PROM is formatted a certain way, it can seem as the PROM is acting like a controller with a SPI interface in master mode.


The most common PROMs to use for this type of application are those with an internal address accumulator. This feature for the PROM is important because the device must automatically jump to the next available address in the configuration memory. The Xilinx XC18V00 device family is a byte-wide nonvolatile memory with an autoincrement address function. The family of devices is available in 1Mb, 2Mb, and 4Mb densities. The PROM is also useful because the device can perform in-circuit programming with the JTAG port. Refer the data sheet for the XC18V00 for the JTAG codes for programming the configuration memory.

[Figure 2](#) shows a general relationship of the timing for a SPI bus. For this case, all data is clocked into the slave device on the rising edge of SCLK. This feature can be configurable on the DS26334/DS26324.

Figure 2. SPI Timing Diagram



[Figure 3](#) shows a simplified diagram of the XC18V00 device and the DS26334/DS26324 in SPI (serial) mode. Notice a few key points about this diagram. First, the CLK for the XC18V00 is the MCLK for the LIU, but this is not the SCLK for the SPI interface. The SCLK can be programmed as needed. See [Table 5](#) for an example of the memory map. Second, the programming for this device begins when OE on the XC18V00 goes high. Therefore, consideration must be taken if some delay is necessary. Generally, it is sufficient for the OE pin to be connected to some power-up delay device. The OE delay is not necessary on this DK.

Figure 3. SPI Configuration with PROM**Table 5. Configuration Memory**

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
	CSB	SCLK	SDI	X	X	X	X	X
0x00	1	0	0	Start of Write Cycle				
0x01	0	0	0	Bit A0				
0x02	0	1	0	(Always a "0" for a write)				
0x03	0	0	1	Bit A1				
0x04	0	1	1	Bit A2				
0x05	0	0	0	Bit A3				
0x06	0	1	0	Bit A4				
0x07	0	0	0	Bit A5				
0x08	0	1	0	Bit A6				
0x09	0	0	0	Bit A7				
0x0A	0	1	0	Bit D0 (LSB)				
0x0B	0	0	0	Bit D1				
0x0C	0	1	0	Bit D2				
0x0D	0	0	0	Bit D3				
0x0E	0	1	0	Bit D4				
0x0F	0	0	0	Bit D5				
0x10	0	1	0	Bit D6				
0x11	0	0	0	Bit D7				
0x12	0	1	0	End of Write Cycle				
0x13	0	0	1					
0x14	0	1	1					
0x15	0	0	1					
0x16	0	1	1					
0x17	0	0	0					
0x18	0	1	0					
0x19	0	0	0					
0x1A	0	1	0					
0x1B	0	0	1					
0x1C	0	1	1					
0x1D	0	0	1					
0x1E	0	1	1					
0x1F	0	0	0					
0x20	0	1	0					
0x21	1	0	X					
0x22	1	X	X					

SOFTWARE CONFIGURATION

Quick Start (Software—ChipView)

- Perform steps in the Quick Start (Hardware Configuration).
- Load ChipView software.
- Select COM port.
- Select Register View.
- From the Programs menu, launch the host application named ChipView.exe. If the default installation options were used, click the Start button on the Windows toolbar and select Programs -> ChipView -> ChipView.
- Load the DS26334DK.def file.
- Make sure that all the register settings are correct for the proper function desired for the DS26334DK.
- Refer to the DS26334 and DS26324 data sheets for all questions pertaining to device functionality.

MEMORY MAP

The on-board microcontroller is configured to start the user address space at 0x81000000. All offsets given below are relative to the beginning of the user address space.

Table 6. DS26334DK Relative Address Map

REF DES	DEVICE	OFFSET
U5	General-Purpose FPGA Tx/Rx Clock, Data Switch/Mux	0x0000
U4	DS2174 BERT	0x1000
U6	DS26334/DS26324 16-Port T1/E1/J1 LIUs	0x2000

All device registers can be easily modified using the ChipView.exe host-based user-interface software.

Table 7. General-Purpose FPGA Memory Map

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0x00	BRDID	Read-Only	Board ID
0x02	DSIDH	Read-Only	Dallas Extended ID Upper Nibble
0x03	DSIDM	Read-Only	Dallas Extended ID Middle Nibble
0x04	DSIDL	Read-Only	Dallas Extended ID Lower Nibble
0x05	BRDREV	Read-Only	Board Rev
0x06	ASMREV	Read-Only	Assembly Rev
0x07	FPGAREV	Read-Only	FPGA Firmware Rev
0x08	CTRL1	Control	Control Register 1
0x0A	ABSP	Control	Address Bank Select Pointer
0x0B	BTCLK	Control	BERT TCLK Input
0x0C	BRCLK	Control	BERT RCLK Input
0x0D	BRDAT	Control	BERT RDAT Input
0x10	TCLK	Control	Indirect Register for TCLK Source Control
0x11	TPOS	Control	Indirect Register for TPOS Source Control
0x12	TNEG	Control	Indirect Register for TPOS Source Control

ID REGISTERS

BID: BOARD ID (Offset = 0X0000)

BID is read-only with a value of 0xD.

XBIDH: HIGH NIBBLE EXTENDED BOARD ID (Offset = 0X0002)

XBIDH is read-only with a value of 0x0.

XBIDM: MIDDLE NIBBLE EXTENDED BOARD ID (Offset = 0X0003)

XBIDM is read-only with a value of 0x1.

XBIDL: LOW NIBBLE EXTENDED BOARD ID (Offset = 0X0004)

XBIDL is read-only with a value of 0x6.

BREV: BOARD FAB REVISION (Offset = 0X0005)

BREV is read-only and displays the current fab revision.

AREV: BOARD ASSEMBLY REVISION (Offset = 0X0006)

AREV is read-only and displays the current assembly revision.

PREV: FPGA REVISION (Offset = 0X0007)

PREV is read-only and displays the current PLD firmware revision.

CONTROL REGISTERS

Register Name: **CTRL_1**

Register Description: **DS26334DK FPGA CONTROL REGISTER 1**

Register Offset: **0x08**

Bit #	7	6	5	4	3	2	1	0
Name	ENRLOS16	ENRLOS15	CLKE	SPI_SWAP	SPI	OE	MCLK1	MCLK0

Bit 7: ENRLOS16. This bit enables the RLOS16 LED. This should not be enabled when driving TECLK from the DS26334/DS26324.

If ENRLOS16 = LOW, the RLOS16 LED is not enabled.

If ENRLOS16 = HIGH, the RLOS16 LED is enabled and lights when RLOS16 is high.

Bit 6: ENRLOS15. This bit enables the RLOS15 LED. This should not be enabled when driving CLKA from the DS26334/DS26324.

If ENRLOS15 = LOW, the RLOS15 LED is not enabled.

If ENRLOS15 = HIGH, the RLOS15 LED is enabled and lights when RLOS15 is high.

Bit 5: CLKE. This bit sets the CLKE pin on the DS26334/DS26324. This is only active when SPI (Bit 0) is HIGH. If SPI (Bit 0) is low, CLKE is always low.

If CLKE = LOW, SDO is clocked out on the rising edge of SCLK.

If CLKE = HIGH, SDO is clocked out on the falling edge of SCLK.

Bit 4: SPI_SWAP. This bit sets the BSWP/A5 pin on the DS26334/DS26324. This is only active when SPI (Bit 0) is HIGH.

If SPI_SWAP = LOW, the SPI bus is LSB first.

If SPI_SWAP = HIGH, the SPI bus is MSB first.

Bit 3: SPI. This bit sets up the FPGA to use serial mode. This bit also changes the mode pin on the DS26334/DS26324.

If SPI = LOW, the parallel bus is used for all read/write access. This also sets the MODE pin on the DS26334/DS26324 to logic 1.

If SPI = HIGH, the SPI bus is used for all read/write access. This also sets the MODE pin on the DS26334/DS26324 to logic 0.

Bit 2: OE. This bit controls the OE pin to the DS26334.

Bits 1 and 0: MCLK1 and MCLK0. These bits control the MCLK pin to the DS26334/DS26324.

MCLK1	MCLK0	DESCRIPTION OF MCLK
0	0	MCLK = high-impedance mode
0	1	MCLK = on-board T1 oscillator
1	0	MCLK = on-board E1 oscillator
1	1	MCLK = user clock input

Register Name: **ABSP**Register Description: **ADDRESS BANK SWAP POINTER**Register Offset: **0x0A**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Bits 7 to 0: D7 to D0. These bits control the address bank for address 0x10 (TCLK N), 0x11 (TPOS), and 0x12 (TNEG).

ABSP	DESCRIPTION
0x00	Bank Address Value for Port 1
0x01	Bank Address Value for Port 2
0x02	Bank Address Value for Port 3
0x03	Bank Address Value for Port 4
0x04	Bank Address Value for Port 5
0x05	Bank Address Value for Port 6
0x06	Bank Address Value for Port 7
0x07	Bank Address Value for Port 8
0x08	Bank Address Value for Port 9
0x09	Bank Address Value for Port 10
0x0A	Bank Address Value for Port 11
0x0B	Bank Address Value for Port 12
0x0C	Bank Address Value for Port 13
0x0D	Bank Address Value for Port 14
0x0E	Bank Address Value for Port 15
0x0F	Bank Address Value for Port 16

Register Name: **BTCLK**
 Register Description: **BERT TCLK SOURCE**
 Register Offset: **0x0B**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Bits 7 to 0: D7 to D0. These bits control the source of the TCLK for the BERT.

BTCLK	DESCRIPTION
0x00	RCLK Port 1
0x01	RCLK Port 2
0x02	RCLK Port 3
0x03	RCLK Port 4
0x04	RCLK Port 5
0x05	RCLK Port 6
0x06	RCLK Port 7
0x07	RCLK Port 8
0x08	RCLK Port 9
0x09	RCLK Port 10
0x0A	RCLK Port 11
0x0B	RCLK Port 12
0x0C	RCLK Port 13
0x0D	RCLK Port 14
0x0E	RCLK Port 15
0x0F	RCLK Port 16
0x10	1.544MHz On-board oscillator
0x11	2.048MHz On-board oscillator
0x12	User clock
0x13	CLKA DS26334
0x14	TECLK DS26334
0x15	TCLKBERT OUT
0x16–0xFF	HI-Z

Register Name: **BRCLK**
 Register Description: **BERT RCLK SOURCE**
 Register Offset: **0x0C**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Bits 7 to 0: D7 to D0. These bits control the source of the RCLK for the BERT.

BTCLK	DESCRIPTION
0x00	RCLK Port 1
0x01	RCLK Port 2
0x02	RCLK Port 3
0x03	RCLK Port 4
0x04	RCLK Port 5
0x05	RCLK Port 6
0x06	RCLK Port 7
0x07	RCLK Port 8
0x08	RCLK Port 9
0x09	RCLK Port 10
0x0A	RCLK Port 11
0x0B	RCLK Port 12
0x0C	RCLK Port 13
0x0D	RCLK Port 14
0x0E	RCLK Port 15
0x0F	RCLK Port 16
0x10	1.544MHz On-board oscillator
0x11	2.048MHz On-board oscillator
0x12	User clock
0x13	CLKA DS26334/DS26324
0x14	TECLK DS26334/DS26324
0x15	TCLKBERT OUT
0x16–0xFF	HI-Z

Register Name: **BRDAT**
 Register Description: **BERT RDAT SOURCE**
 Register Offset: **0x0D**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Bits 7 to 0: D7 to D0. These bits control the source of the RDAT for the BERT. Note that the DS26334/DS26324 must be in single-rail mode for BERT to function properly.

BRDAT	DESCRIPTION
0x00	RPOS Port 1
0x01	RPOS Port 2
0x02	RPOS Port 3
0x03	RPOS Port 4
0x04	RPOS Port 5
0x05	RPOS Port 6
0x06	RPOS Port 7
0x07	RPOS Port 8
0x08	RPOS Port 9
0x09	RPOS Port 10
0x0A	RPOS Port 11
0x0B	RPOS Port 12
0x0C	RPOS Port 13
0x0D	RPOS Port 14
0x0E	RPOS Port 15
0x0F	RPOS Port 16
0x10	1.544MHz On-board oscillator
0x11	2.048MHz On-board oscillator
0x12	User clock
0x13	CLKA DS26334/DS26324
0x14	TECLK DS26334/DS26324
0x15	TCLKBERT OUT
0x16–0xFF	HI-Z

Register Name: **TCLK**
 Register Description: **PORT TCLK SOURCE**
 Register Offset: **0x10**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Note: This is an indirect register that is related to ABSP (0x0A). See register description.

Bits 7 to 0: D7 to D0. These bits control the source of the port TCLK for the DS26334/DS26324.

TCLK	DESCRIPTION
0x00	RCLK Port 1
0x01	RCLK Port 2
0x02	RCLK Port 3
0x03	RCLK Port 4
0x04	RCLK Port 5
0x05	RCLK Port 6
0x06	RCLK Port 7
0x07	RCLK Port 8
0x08	RCLK Port 9
0x09	RCLK Port 10
0x0A	RCLK Port 11
0x0B	RCLK Port 12
0x0C	RCLK Port 13
0x0D	RCLK Port 14
0x0E	RCLK Port 15
0x0F	RCLK Port 16
0x10	1.544MHz On-board oscillator
0x11	2.048MHz On-board oscillator
0x12	User clock
0x13	CLKA DS26334/DS26324
0x14	TECLK DS26334/DS26324
0x15	TCLKBERT OUT
0x16–0xFF	HI-Z

Register Name: **TPOS**
 Register Description: **PORT TPOS SOURCE**
 Register Offset: **0x11**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Note: This is an indirect register that is related to ABSP (0x0A). See register description.

Bits 7 to 0: D7 to D0. These bits control the source of the port TPOS for the DS26334/DS26324.

TPOS	DESCRIPTION
0x00	RPOS Port 1
0x01	RPOS Port 2
0x02	RPOS Port 3
0x03	RPOS Port 4
0x04	RPOS Port 5
0x05	RPOS Port 6
0x06	RPOS Port 7
0x07	RPOS Port 8
0x08	RPOS Port 9
0x09	RPOS Port 10
0x0A	RPOS Port 11
0x0B	RPOS Port 12
0x0C	RPOS Port 13
0x0D	RPOS Port 14
0x0E	RPOS Port 15
0x0F	RPOS Port 16
0x10	1.544MHz On-board oscillator
0x11	2.048MHz On-board oscillator
0x12	User clock
0x13	CLKA DS26334/DS26324
0x14	TECLK DS26334/DS26324
0x15	TDATBERT OUT
0x16–0xFF	HI-Z

Register Name: **TNEG**
 Register Description: **PORT TNEG SOURCE**
 Register Offset: **0x12**

Bit #	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0

Note: This is an indirect register that is related to ABSP (0x0A). See register description.

Bits 7 to 0: D7 to D0. These bits control the source of the port TNEG for the DS26334/DS26324.

TNEG	DESCRIPTION
0x00	RNEG Port 1
0x01	RNEG Port 2
0x02	RNEG Port 3
0x03	RNEG Port 4
0x04	RNEG Port 5
0x05	RNEG Port 6
0x06	RNEG Port 7
0x07	RNEG Port 8
0x08	RNEG Port 9
0x09	RNEG Port 10
0x0A	RNEG Port 11
0x0B	RNEG Port 12
0x0C	RNEG Port 13
0x0D	RNEG Port 14
0x0E	RNEG Port 15
0x0F	RNEG Port 16
0x10	1.544MHz On-board oscillator
0x11	2.048MHz On-board oscillator
0x12	User clock
0x13	CLKA DS26334/DS26324
0x14	TECLK DS26334/DS26324
0x15	Drive Logic "0"
0x16-0xFF	HI-Z

DS26334 INFORMATION

For more information about the DS26334, refer to the DS26334 data sheet available on our website at www.maxim-ic.com/DS26334.

DS26324 INFORMATION

For more information about the DS26324, refer to the DS26324 data sheet available on our website at www.maxim-ic.com/DS26324.

DS26334DK/DS26324DK INFORMATION

For more information about the DS26334DK/DS26324DK including software downloads, go to www.maxim-ic.com/DS26334DK.

TECHNICAL SUPPORT

For additional technical support, go to www.maxim-ic.com/support.

ERRATA

On page 18 of the schematic, EB0 and EB1 were swapped in the design on U3 and U10, respectively. These changes have been made to the board using jumper wires.

SCHEMATICS

The DS26334DK/DS26324DK schematics are featured in the following 25 pages.

DS26334 DESIGN KIT
SCHEMATIC


DALLAS SEMICONDUCTOR / MAXIM

MAY 2005


TABLE OF CONTENTS


1. COVER PAGE	9. LIU FRONT END PORTS 9-12	17. ON BOARD MICRO	25. PART CROSS REF P-2
2. DS26334 CONTROL	10. LIU FRONT END PORTS 13-16	18. SRAM	
3. DS26334 PORTS 1-4	11. RLOS, INT LEDs, PROG CLKS	19. TEST POINTS	
4. DS26334 PORTS 5-8	12. EBERT x 1 / SPI PROM	20. LIU SERIES TERMINATION	
5. DS26334 PORTS 9-12	13. FPGA CONTROL, FLASH CFG	21. DECOUPLING CAPS	
6. DS26334 PORTS 13-16	14. FPGA BANK 1	22. MISC.	
7. LIU FRONT END PORTS 1-4	15. FPGA BANK 2	23. SIGNAL CROSS REF	
8. LIU FRONT END PORTS 5-8	16. USB AND JTAG CONN	24. PART CROSS REF P-1	


TITLE:	COVER PAGE	DATE:	
ENGINEER:	DS26334DK	PAGE:	1





TITLE:	DS26334 CONTROL	DATE:	
ENGINEER:	DS26334DK	PAGE:	2














TITLE: LIU FRONT END PORTS 1-4		DATE:
ENGINEER: DS26334DK		PAGE: 7




TITLE: LIU FRONT END PORTS 5-8	DATE:
ENGINEER: DS26334DK	PAGE: 8







TITLE: LIU FRONT END PORTS 13-16		DATE:
ENGINEER: DS26334DK		PAGE: 10





TITLE: RLOS, INT LEDs, PROG CLKS	DATE:
ENGINEER: DS26334DK	PAGE: 11




TITLE:	EBERT x 1 / SPI PROM	DATE:	
ENGINEER:	DS26334DK	PAGE:	12













TITLE:	USB AND JTAG CONN	DATE:	
ENGINEER:	DS26334DK	PAGE:	16











TITLE:	LIU SERIES TERMINATION	DATE:
ENGINEER:	DS26334DK	PAGE: 20



TITLE:	DECOUPLING CAPS	DATE:	
ENGINEER:	DS26334DK	PAGE:	21



JTAG NOTES

- I1 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- H1 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- I2 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- H2 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- I3 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- H3 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- I4 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B
- H4 HARDWARE TEST STANDOFF... 25SCR 4-40KI 2 B

TITLE:	DATE:
ENGINEER: DS26334DK	PAGE: 22

	8	7	6	5	4	3	2	1
	*** Part Cross-Reference for the entire design ***							
D	C1 CAP1 2186	C2 CAP1 2187	C3 CAP1 21A5	C4 CAP1 21A6	C5 CAP1 21A3	C6 CAP1 21A5	C7 CAP1 21B4	C8 CAP1 982
	C9 CAP1 929	C10 CAP1 986	C11 CAP1 1006	C12 CAP1 906	C13 CAP1 1086	C14 CAP1 1002	C15 CAP1 21C4	C16 CAP1 21A3
	C17 CAP1 1082	C18 CAP1 706	C19 CAP1 702	C20 CAP1 782	C21 CAP1 786	C22 CAP1 806	C23 CAP1 886	C24 CAP1 882
C	C25 CAP1 802	C26 CAP1 16A7	C27 CAP1 2187	C28 CAP1 21A4	C29 CAP1 21A4	C30 CAP1 16A0	C31 CAP1 21A6	C32 CAP1 21A4
	C33 CAP1 21A7	C34 CAP1 16A8	C35 CAP1 16A6	C36 CAP1 16C8	C37 CAP1 21A7	C38 CAP1 16B8	C39 CAP1 17A4	C40 CAP1 17A4
	C41 CAP1 15D7	C42 CAP1 21B8	C43 CAP1 21A8	C44 CAP1 21B5	C45 CAP1 21A8	C46 CAP1 21A6	C47 CAP1 18D7	C48 CAP1 21B7
	C49 CAP1 21A5	C50 CAP1 21A7	C51 CAP1 21A7	C52 CAP1 21B5	C53 CAP1 21A4	C54 CAP1 21B4	C55 CAP1 21A8	C56 CAP1 21A4
	C57 CAP1 21A5	C58 CAP1 21A6	C59 CAP1 21A7	C60 CAP1 21C1	C61 CAP1 21A7	C62 CAP1 21A6	C63 CAP1 21A7	C64 CAP1 21C1
	C65 CAP1 21C2	C66 CAP1 21A5	C67 CAP1 21B5	C68 CAP1 21A6	C69 CAP1 21A6	C70 CAP1 21A5	C71 CAP1 21B5	C72 CAP1 21C1
	C73 CAP1 21C2	C74 CAP1 9C1	C75 CAP1 9A1	C76 CAP1 9A6	C77 CAP1 10C3	C78 CAP1 9C5	C79 CAP1 9C5	C80 CAP1 21B2
	C81 CAP1 21A3	C82 CAP1 21A2	C83 CAP1 9C2	C84 CAP1 10A5	C85 CAP1 21A2	C86 CAP1 21B3	C87 CAP1 21A3	C88 CAP1 10C2
	C89 CAP1 21A3	C90 CAP1 21B2	C91 CAP1 21B3	C92 CAP1 21B1	C93 CAP1 9A1	C94 CAP1 21A5	C95 CAP1 21A2	C96 CAP1 10A1
	C97 CAP1 21B3	C98 CAP1 21B1	C99 CAP1 21A2	C100 CAP1 21A1	C101 CAP1 21A1	C102 CAP1 21B2	C103 CAP1 9A5	C104 CAP1 7C5
	C105 CAP1 8C5	C106 CAP1 7A1	C107 CAP1 7A5	C108 CAP1 7C5	C109 CAP1 21B1	C110 CAP1 21B1	D1 LED 22B7	D2 LED 1807
	D3 LED 11A7	D4 LED 11D7	D5 LED 11C7	D6 LED 11D7	D7 LED 11B7	D8 LED 11D7	D9 LED 11B7	D10 LED 11D7
	D11 LED 11B7	D12 LED 11C7	D13 LED 11B7	D14 LED 11C7	D15 LED 11B7	D16 LED 11C7	D17 LED 11A7	D18 LED 11C7
	D19 LED 11A7	D20 LED 13A2	D21 SCHOTTKYDIODE1 21A4	D22 SCHOTTKYDIODE1 22D6	D23 SCHOTTKYDIODE1 22A6	H1 4-48-HDMR 22B1	H2 4-48-HDMR 22B1	H3 4-48-HDMR 22A1
	H4 4-48-HDMR 22A1	J1 CONN_BSP 16A5	J2 USB_BCON_U 16D9	J3 POWER JACK 22D8	J4 CONN_L4P 19A5	J5 CONN_BNC_SP 11D1	J6 CONN_L4P 16C3	J7 CONN_BNC_SP 11A2
	J8 CONN_BNC_SP 11D1	J9 CONN_L4P 19D7	J10 CONN_L4P 19C7	J11 CONN_L4P 19D7	J12 CONN_L4P 19C5	J13 CONN_L4P 19D5	J14 CONN_L4P 19C5	J15 CONN_L4P 19D5
	J16 CONN_L4P 19C3	J17 CONN_L4P 19C3	J18 CONN_L4P 19C3	J19 CONN_L4P 19D2	J20 CONN_L4P 19B1	J21 CONN_L4P 19D1	J22 CONN_L4P 19A7	J23 CONN_L4P 19B7
	J24 CONN_L4P 19C7	J25 CONN_L4P 19B7	J26 JMP_OPEN_SP 9B4	J27 JMP_OPEN_2P 10D8	J28 CONN_BNC_SP 10D7	J29 CONN_BNC_SP 9A3	J30 CONN_BNC_SP 9B3	J31 CONN_BNC_SP 9D4
	J32 CONN_BNC_SP 9D4	J33 JMP_OPEN_2P 10B8	J34 CONN_BNC_SP 10B7	J35 CONN_BNC_SP 10A7	J36 CONN_BNC_SP 9C3	J37 CONN_BNC_SP 9D3	J38 JMP_OPEN_2P 9B8	J39 JMP_OPEN_2P 10D4
	J40 CONN_BNC_SP 10D3	J41 CONN_BNC_SP 10C3	J42 CONN_BNC_SP 9A9	J43 CONN_BNC_SP 9B0	J44 JMP3 22A8	J45 JMP3 22A7	J46 JMP3 22A7	J47 JMP_OPEN_2P 9D8
	J48 JMP_OPEN_2P 10B4	J49 CONN_BNC_SP 10B3	J50 CONN_BNC_SP 10A3	J51 CONN_BNC_SP 9C8	J52 CONN_BNC_SP 9D8	J53 RJ45_B 7B4 7B7 7D4 7D8	J54 RJ45_B 8B4 8B8 8D4 8D8	L1 COIL_SP 1706
	R1 RES1 12A7	R2 RES1 12B7	R3 RES1 20C4	R4 RES1 20A4	R5 RES1 20C4	R6 RES1 20A4	R7 RES1 20C3	R8 RES1 20C4
	R9 RES1 20C2	R10 RES1 20C7	R11 RES1 20A4	R12 RES1 20A2	R13 RES1 20D2	R14 RES1 20B2	R15 RES1 11C4	R16 RES1 20B2
	R17 RES1 20C2	R18 RES1 11C4	R19 RES1 11C4	R20 RES1 11C4	R21 RES1 20C5	R22 RES1 20B2	R23 RES1 21C5	R24 RES1 20C5
	R25 RES1 20D7	R26 RES1 20D6	R27 RES1 20C2	R28 RES1 20B4	R29 RES1 20D4	R30 RES1 20B4	R31 RES1 20D7	R32 RES1 20D4
	R33 RES1 20B4	R34 RES1 20B4	R35 RES1 20A2	R36 RES1 20D7	R37 RES1 17A1	R38 RES1 17A1	R39 RES1 11D5	R40 RES1 22B7
	R41 RES1 16C3	R42 RES1 11C4	R43 RES1 16D7	R44 RES1 16C8	R45 RES1 16A5	R46 RES1 11B2	R47 RES1 16C1	R48 RES1 16C1
	R49 RES1 16A4	R50 RES1 16A5	R51 RES1 11D2	R52 RES1 17A7	R53 RES1 11A5	R54 RES1 17A4	R55 RES1 16C3	R56 RES1 16D6
	R57 RES1 17A7	R58 RES1 16B2	R59 RES1 16B1	R60 RES1 16A2	R61 RES1 12D2	R62 RES1 16C7	R63 RES1 11C2	R64 RES1 11D2
	R65 RES1 17D4	R66 RES1 10B3	R67 RES1 10B6	R68 RES1 16A2	R69 RES1 16A5	R70 RES1 10B7	R71 RES1 16B2	R72 RES1 17A1
	R73 RES1 11A6	R74 RES1 16B2	R75 RES1 17A2	R76 RES1 16A4	R77 RES1 11C5	R78 RES1 11D5	R79 RES1 17A1	R80 RES1 16B3
	R81 RES1 12C5	R82 RES1 12D5	R83 RES1 11B6	R84 RES1 11D6	R85 RES1 12B7	R86 RES1 11B6	R87 RES1 11D6	R88 RES1 10B2
	R89 RES1 10B3	R90 RES1 16A2	R91 RES1 16A2	R92 RES1 11B6	R93 RES1 11D6	R94 RES1 11A2	R95 RES1 11B6	R96 RES1 11C6
	R97 RES1 11A6	R98 RES1 11C6	R99 RES1 11A5	R100 RES1 11A6	R101 RES1 11C6	R102 RES1 11C4	R103 RES1 11C5	R104 RES1 12A5
	R105 RES1 12A6	R106 RES1 11A6	R107 RES1 11C5	R108 RES1 13A2	R109 RES1 20A4	R110 RES1 12A3	R111 RES1 9A6	R112 RES1 9C2
	R113 RES1 9A6	R114 RES1 9C2	ENGINEER:		DATE:		PAGE:	

	7	6	5	4	3	2	1				
B								D			
D	<pre> R115 RES1 9A2 R116 RES1 20C7 R117 RES1 9A2 R118 RES1 18C6 R119 RES1 9C5 R120 RES1 20C4 R121 RES1 20C7 R122 RES1 20C7 R123 RES1 18C6 R124 RES1 9C6 R125 RES1 18A6 R126 RES1 20D6 R127 RES1 8C2 R128 RES1 10A6 R129 RES1 8C2 R130 RES1 20D2 R131 RES1 20C6 R132 RES1 20A2 R133 RES1 18C2 R134 RES1 20B2 R135 RES1 20D2 R136 RES1 20D6 R137 RES1 20C6 R138 RES1 11D5 R139 RES1 20A2 R140 RES1 20D6 R141 RES1 18C2 R142 RES1 8A2 R143 RES1 18A2 R144 RES1 8A2 R145 RES1 21D5 R146 RES1 18A2 R147 RES1 8A6 R148 RES1 20D7 R149 RES1 8A6 R150 RES1 7C5 R151 RES1 20D4 R152 RES1 7C5 R153 RES1 20D4 R154 RES1 8C5 R155 RES1 7A6 R156 RES1 7A2 R157 RES1 7C2 R158 RES1 8C6 R159 RES1 7A6 R160 RES1 7A2 R161 RES1 7C2 SW1 PUSHBUTTON 11A5 SW2 PUSHBUTTON 17A8 SW3 SWITCH_DPDT_SLIDE_EP 18A6 SW4 SWITCH_DPDT_SLIDE_EP 16C4 SW5 SWITCH_DPDT_SLIDE_EP 18A8 SW6 PUSHBUTTON 12B3 SW7 SWITCH_DPDT_SLIDE_EP 12A2 T1 XFMR_GUARDTIE_L_T083_U 7A3 7A7 7B3 7B6 7C3 7C7 7D3 7D7 T2 XFMR_GUARDTIE_L_T083_U 8A3 8A7 8B3 8B7 8C3 8C7 8D3 8D7 T3 XFMR_GUARDTIE_L_T083_U 9A3 9A7 9B2 9B7 9C3 9C7 9D2 9D7 T4 XFMR_GUARDTIE_L_T083_U 10A3 10A7 10B2 10B7 10C3 10C7 10D3 10D7 U1 FT2458M_U 15C6 U2 MMC2187_L 17C2 17C6 U3 CY62129V_2 18C7 U4 DS2174 12C7 U5 XC25JF256 13C6 14C5 15C5 U6 DS26334_U 2B5 3B3 3B7 3D3 3D7 4B3 4B7 4D3 4D7 5B3 5B7 5D3 5D7 6B3 6B7 6D3 6D7 U7 DS232 16A7 U8 NCT5286_U 11D2 U9 MAX1793_U 21D7 U10 CY62129V_2 18C3 U11 NCT5286_U 11D2 U12 XC19482V044C 12D3 U13 74_84_U 11A7 11B7 11B8 11B9 13A3 17A6 22A2 U14 74_84_U 11C7 11C8 11D7 11D9 </pre>							D			
C	<pre> U15 MAX1792_L 21D3 U16 XCFS_U028 13B2 U17 74_00 11B4 17A6 22B2 U18 74_84_U 11B7 11B8 11C7 11C7 11C8 U19 MAX6816_2 12B2 U20 MAX1793_U 21D5 X1 XTAL_U 16C7 X2 XTAL 17A4 Y1 OSC2 11B2 Y2 OSC2 11C2 </pre>							C			
B								B			
A								A			
B								1			
							<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 70%;">TITLE:</td> <td>DATE:</td> </tr> <tr> <td>ENGINEER:</td> <td>PAGE:</td> </tr> </table>	TITLE:	DATE:	ENGINEER:	PAGE:
TITLE:	DATE:										
ENGINEER:	PAGE:										