Integrated Silicon Pressure Sensor On-Chip Signal Conditioned, **Temperature Compensated and Calibrated**

The MPX5010/MPXV5010G series piezoresistive transducers are state-ofthe-art monolithic silicon pressure sensors designed for a wide range of applications, but particularly those employing a microcontroller or microprocessor with A/D inputs. This transducer combines advanced micromachining techniques, thin-film metallization, and bipolar processing to provide an accurate, high level analog output signal that is proportional to the applied pressure.

Features

- 5.0% Maximum Error over 0° to 85°C
- Ideally Suited for Microprocessor or Microcontroller-Based Systems
- Durable Epoxy Unibody and Thermoplastic (PPS) Surface Mount Package
- Temperature Compensated over -40° to +125°C
- Patented Silicon Shear Stress Strain Gauge
- Available in Differential and Gauge Configurations
- Available in Surface Mount (SMT) or Through-hole (DIP) Configurations

Application Examples

- Hospital Beds
- **HVAC**
- Respiratory Systems
- **Process Control**

	ORDERING INFORMATION						
Device Type	Options	Case No.	MPX Series Order No.	Packing Options			
SMALL O	SMALL OUTLINE PACKAGE (MPXV5010G SERIES)						
Basic	Gauge, Element Only, SMT	482	MPXV5010G6U	Rails	MPXV5010G		
Elements	Gauge, Element Only, DIP	482B	MPXV5010G7U	Rails	MPXV5010G		
Ported	Gauge, Axial Port, SMT	482A	MPXV5010GC6U	Rails	MPXV5010G		
Elements	Gauge, Axial Port, DIP	482C	MPXV5010GC7U	Rails	MPXV5010G		
	Gauge, Axial Port, SMT	482A	MPXV5010GC6T1	Tape &	MPXV5010G		
				Reel			
	Gauge, Side Port, SMT	1369	MPXV5010GP	Trays	MPXV5010G		
	Gauge, Dual Port, SMT	1351	MPXV5010DP	Trays	MPXV5010G		
UNIBODY	PACKAGE (MPX2202 SE	ERIES)					
Basic Element	Differential	867	MPX5010D	_	MPXV5010D		
Ported	Differential, Gauge	867C	MPX5010DP	_	MPXV5010DP		
Elements	Gauge	867B	MPX5010GP	_	MPXV5010GP		
	Gauge, Axial	867E	MPX5010GS	_	MPXV5010D		
	Gauge, Axial PC Mount	867F	MPX5010GSX	_	MPXV5010D		

MPX5010 MPXV5010G **SERIES**

INTEGRATED PRESSURE SENSOR 0 to 10 kPa (0 to 1.45 psi) 0.2 to 4.7 V OUTPUT

SMALL OUTLINE PACKAGE MPXV5010GC6U/C6T1 MPXV5010G6U **CASE 482-01 CASE 482A-01**





MPXV5010G7U **CASE 482B-03**

MPXV5010GC7U **CASE 482C-03**





CASE 1369-01

CASE 1351-01

UNIBODY PACKAGE PIN NUMBERS ⁽¹⁾				
1	V _{out}	4	N/C	
2	Gnd	5	N/C	
3	Vs	6	N/C	


1. Pins 4, 5, and 6 are internal device connections. Do not connect to external circuitry or ground. Pin 1 is noted by the notch in the lead.

SMALL OUTLINE PACKAGE PIN NUMBERS ⁽¹⁾				
1	N/C	5	N/C	
2	Vs	6	N/C	
3	Gnd	7	N/C	
4	V _{out}	8	N/C	

1. Pins 1, 5, 6, 7, and 8 are internal device connections. Do not connect to external circuitry or ground. Pin 1 is noted by the notch in the lead.







UNIBODY PACKAGES





CASE 867F-03

© Freescale Semiconductor, Inc., 2007. All rights reserved.






Figure 1. Fully Integrated Pressure Sensor Schematic

Table 1. Maximum Ratings⁽¹⁾

Rating	Symbol	Value	Unit
Maximum Pressure (P1 > P2)	P _{max}	75	kPa
Storage Temperature	T _{stg}	-40 to +125	°C
Operating Temperature	T _A	-40 to +125	°C

^{1.} Exposure beyond the specified limits may cause permanent damage or degradation to the device.

Table 2. Operating Characteristics ($V_S = 5.0 \text{ Vdc}$, $T_A = 25^{\circ}\text{C}$ unless otherwise noted, P1 > P2. Decoupling circuit shown in Figure 3 required to meet specification.)

Characteristic		Symbol	Min	Тур	Max	Unit
Pressure Range ⁽¹⁾		P _{OP}	0	_	10	kPa
Supply Voltage ⁽²⁾		V _S	4.75	5.0	5.25	Vdc
Supply Current		Io	_	5.0	10	mAdc
Minimum Pressure Offset ⁽³⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{off}	0	0.2	0.425	Vdc
Full Scale Output ⁽⁴⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{FSO}	4.475	4.7	4.925	Vdc
Full Scale Span ⁽⁵⁾ @ V _S = 5.0 Volts	(0 to 85°C)	V _{FSS}	4.275	4.5	4.725	Vdc
Accuracy ⁽⁶⁾	(0 to 85°C)		_	_	±5.0	%V _{FSS}
Sensitivity		V/P	_	450		mV/kPa
Response Time ⁽⁷⁾		t _R	_	1.0		ms
Output Source Current at Full Scale Output		I _{O+}	_	0.1		mAdc
Warm-Up Time ⁽⁸⁾		_	_	20		ms
Offset Stability ⁽⁹⁾		_	_	±0.5		%V _{FSS}

- 1. 1.0 kPa (kiloPascal) equals 0.145 psi.
- 2. Device is ratiometric within this specified excitation range.
- 3. Offset (Voff) is defined as the output voltage at the minimum rated pressure.
- 4. Full Scale Output (V_{FSO}) is defined as the output voltage at the maximum or full rated pressure.
- 5. Full Scale Span (V_{FSS}) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
- 6. Accuracy (error budget) consists of the following:
 - Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range.
 - Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to

and from the minimum or maximum operating temperature points, with zero differential pressure applied.

• Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from the

minimum or maximum rated pressure, at 25°C.

• TcSpan: Output deviation over the temperature range of 0° to 85°C, relative to 25°C.

• TcOffset: Output deviation with minimum rated pressure applied, over the temperature range of 0° to 85°C, relative to

25°C.

- $\bullet \ \ \text{Variation from Nominal:} \ \ \text{The variation from nominal values, for Offset or Full Scale Span, as a percent of V_{FSS}, at $25^{\circ}C$.}$
- 7. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
- 8. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the Pressure has been stabilized.
- 9. Offset Stability is the product's output deviation when subjected to 1000 hours of Pulsed Pressure, Temperature Cycling with Bias Test.

Table 3. Mechanical Characteristics

Characteristics	Тур	Unit
Weight, Basic Element (Case 867)	4.0	grams
Weight, Basic Element (Case 482)	1.5	grams

ON-CHIP TEMPERATURE COMPENSATION, CALIBRATION AND SIGNAL CONDITIONING

The performance over temperature is achieved by integrating the shear-stress strain gauge, temperature compensation, calibration and signal conditioning circuitry onto a single monolithic chip.

Figure 2 illustrates the Differential or Gauge configuration in the basic chip carrier (Case 482). A fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the sensor diaphragm.

The MPX5010 and MPXV5010G series pressure sensor operating characteristics, and internal reliability and qualification tests are based on use of dry air as the pressure media. Media, other than dry air, may have adverse effects on

sensor performance and long-term reliability. Contact the factory for information regarding media compatibility in your application.

Figure 3 shows the recommended decoupling circuit for interfacing the integrated sensor to the A/D input of a microprocessor or microcontroller. Proper decoupling of the power supply is recommended.

Figure 4 shows the sensor output signal relative to pressure input. Typical, minimum, and maximum output curves are shown for operation over a temperature range of 0° to 85°C using the decoupling circuit shown in Figure 3. The output will saturate outside of the specified pressure range.




Figure 2. Cross-Sectional Diagram SOP (not to scale)

Figure 3. Recommended Power Supply Decoupling and Output Filtering

(For additional output filtering, please refer to Application Note AN1646.)






Figure 4. Output versus Pressure Differential

Transfer Function (MPX5010, MPXV5010G)

Nominal Transfer Value: $V_{out} = V_S x (0.09 x P + 0.04)$ $\pm (Pressure Error x Temp. Factor x 0.09 x V_S)$

 $V_S = 5.0 \text{ V} \pm 0.25 \text{ Vdc}$





PRESSURE (P1)/VACUUM (P2) SIDE IDENTIFICATION TABLE

Freescale designates the two sides of the pressure sensor as the Pressure (P1) side and the Vacuum (P2) side. The Pressure (P1) side is the side containing fluorosilicone gel which protects the die from harsh media. The MPX pressure

sensor is designed to operate with positive differential pressure applied, P1 > P2.

The Pressure (P1) side may be identified by using the table below:

Part Number	Case Type	Pressure (P1) Side Identifier
MPX5010D	867	Stainless Steel Cap
MPX5010DP	867C	Side with Part Marking
MPX5010GP	867B	Side with Port Attached
MPX5010GS	867E	Side with Port Attached
MPX5010GSX	867F	Side with Port Attached
MPXV5010G6U	482	Stainless Steel Cap
MPXV5010G7U	482B	Stainless Steel Cap
MPXV5010GC6U/T1	482A	Side with Port Attached
MPXV5010GC7U	482C	Side with Port Attached
MPXV5010GP	1369	Side with Port Attached
MPXV5010DP	1351	Side with Part Marking

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the surface mount packages must be the correct size to ensure proper solder connection interface between the board and the package. With the correct

footprint, the packages will self align when subjected to a solder reflow process. It is always recommended to design boards with a solder mask layer to avoid bridging and shorting between solder pads.






Figure 5. SOP Footprint (Case 482)



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).
 5. ALL VERTICAL SURFACES 5' TYPICAL DRAFT.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.212	0.230	5.38	5.84
D	0.038	0.042	0.96	1.07
G	0.100	BSC	2.54 BSC	
Н	0.002	0.010	0.05	0.25
۲	0.009	0.011	0.23	0.28
K	0.061	0.071	1.55	1.80
М	0°	7°	0°	7°
N	0.405	0.415	10.29	10.54
S	0.709	0.725	18.01	18.41

CASE 482-01 ISSUE O SMALL OUTLINE PACKAGE



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.


 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).

 5. ALL VERTICAL SURFACES 5

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.500	0.520	12.70	13.21
D	0.038	0.042	0.96	1.07
G	0.100	BSC	2.54 BSC	
Н	0.002	0.010	0.05	0.25
J	0.009	0.011	0.23	0.28
K	0.061	0.071	1.55	1.80
M	0°	7°	0°	7°
N	0.444	0.448	11.28	11.38
S	0.709	0.725	18.01	18.41
٧	0.245	0.255	6.22	6.48
W	0.115	0.125	2.92	3.17

CASE 482A-01 ISSUE A SMALL OUTLINE PACKAGE

Freescale Semiconductor




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006).
 ALL VERTICAL SURFACES 5' TYPICAL DRAFT.
 DIMENSION S TO CENTER OF LEAD WHEN
- FORMED PARALLEL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.210	0.220	5.33	5.59
D	0.026	0.034	0.66	0.864
G	0.100	BSC	2.54 BSC	
J	0.009	0.011	0.23	0.28
K	0.100	0.120	2.54	3.05
M	0°	15°	0°	15°
N	0.405	0.415	10.29	10.54
S	0.540	0.560	13.72	14.22

CASE 482B-03 ISSUE B SMALL OUTLINE PACKAGE



CASE 482C-03 ISSUE B SMALL OUTLINE PACKAGE

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


- 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MOLL) PHO I HUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006).

 5. ALL VERTICAL SUBFACES S' TYPICAL DRAFT.

 6. DIMENSION S TO CENTER OF LEAD WHEN FORMED PARALLEL.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.415	0.425	10.54	10.79
В	0.415	0.425	10.54	10.79
С	0.500	0.520	12.70	13.21
D	0.026	0.034	0.66	0.864
G	0.100	BSC	2.54 BSC	
J	0.009	0.011	0.23	0.28
K	0.100	0.120	2.54	3.05
M	0°	15°	0°	15°
N	0.444	0.448	11.28	11.38
S	0.540	0.560	13.72	14.22
٧	0.245	0.255	6.22	6.48
W	0.115	0.125	2.92	3.17



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION -A- IS INCLUSIVE OF THE MOLD STOP RING, MOLD STOP RING NOT TO EXCEED 16.00 (1952). 16.00 (0.630).


	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.595	0.630	15.11	16.00
В	0.514	0.534	13.06	13.56
С	0.200	0.220	5.08	5.59
D	0.027	0.033	0.68	0.84
F	0.048	0.064	1.22	1.63
G	0.100	BSC	2.54 BSC	
J	0.014	0.016	0.36	0.40
L	0.695	0.725	17.65	18.42
M	1°08	MOV	30° N	MOM
N	0.475	0.495	12.07	12.57
R	0.430	0.450	10.92	11.43
S	0.090	0 105	2 29	2 66

ঠা	YLE	11	
	PIN	1.	VOUT
		2.	GROUND
		3.	VCC
		4.	V1
		5.	V2
		6.	VEX

STYLE 2: PIN 1. OPEN 2. GROUND 3. -VOUT 4. VSUPPLY 5. +VOUT 6. OPEN

STYLE 3:
PIN 1. OPEN
2. GROUND
3. +VOUT
4. +VSUPPLY
5. -VOUT
6. OPEN

CASE 867-08 ISSUE N UNIBODY PACKAGE



FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE:	DOCUMENT NO	1: 98ASB42796B	REV: G	
SENSOR, 6 LEAD UNIBO	CASE NUMBER: 867B-04 28 JUL 2005			
AP & GP 01ASB09	STANDARD: NO	IN-JEDEC		

PAGE 1 OF 2

CASE 867B-04 ISSUE G UNIBODY PACKAGE

NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. 867B-01 THRU -3 OBSOLETE, NEW STANDARD 867B-04.

STYLE 1:

PIN 1: V OUT

2: GROUND 3: VCC 4: V1 5: V2 6: V EX


© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:	DOCUMENT NO): 98ASB42796B	REV: G	
SENSOR, 6 LEAD UNIBO	CASE NUMBER	R: 867B-04	28 JUL 2005	
AP & GP 01ASB09	STANDARD: NO	DN-JEDEC		

PAGE 2 OF 2

CASE 867B-04 ISSUE G UNIBODY PACKAGE

MPX5010

Freescale Semiconductor




NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCH.

INC	HES	MILLIN	IETERS			
MIN	MAX	MIN	MAX			
1.145	1.175	29.08	29.85			
0.685	0.715	17.40	18.16			
0.405	0.435	10.29	11.05			
0.027	0.033	0.68	0.84			
0.048	0.064	1.22	1.63			
0.100	BSC	2.54	BSC			
0.014	0.016	0.36	0.41			
0.695	0.725	17.65	18.42			
0.290	0.300	7.37	7.62			
0.420	0.440	10.67	11.18			
0.153	0.159	3.89	4.04			
0.153	0.159	3.89	4.04			
0.063	0.083	1.60	2.11			
0.220	0.240	5.59	6.10			
0.910 BSC		23.11	BSC			
0.182	0.194	4.62	4.93			
0.310	0.330	7.87	8.38			
0.248	0.278	6.30	7.06			
	MIN 1.145 0.685 0.405 0.027 0.048 0.100 0.014 0.695 0.290 0.420 0.153 0.153 0.063 0.220 0.910 0.182	1.145 1.175 0.685 0.715 0.405 0.435 0.027 0.033 0.048 0.064 0.100 BSC 0.014 0.016 0.695 0.725 0.290 0.300 0.420 0.440 0.153 0.159 0.153 0.083 0.220 0.240 0.910 BSC 0.182 0.194 0.310 0.330	MIN MAX MIN 1.145 1.175 29.08 0.685 0.715 17.40 0.405 0.435 10.29 0.027 0.033 0.68 0.048 0.064 1.22 0.100 DSC 2.54 0.014 0.016 0.36 0.995 0.725 17.65 0.290 0.300 7.37 0.420 0.440 10.67 0.153 0.159 3.89 0.153 0.159 3.89 0.153 0.159 3.89 0.153 0.159 2.81 0.063 0.083 1.60 0.220 0.240 5.59 0.910 BSC 23.11 0.182 0.194 4.62 0.310 0.330 7.87			

STYLE 1:
PIN 1. Vout
2. GROUND
3. Vcc
4. V1
5. V2
6. Vex

CASE 867C-05 ISSUE F UNIBODY PACKAGE



NOTES:


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	/IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.690	0.720	17.53	18.28	
В	0.245	0.255	6.22	6.48	
С	0.780	0.820	19.81	20.82	
D	0.027	0.033	0.69	0.84	
Е	0.178	0.186	4.52	4.72	
F	0.048	0.064	1.22	1.63	
G	0.100	BSC	2.54	BSC	
J	0.014	0.016	0.36	0.41	
K	0.345	0.375	8.76	9.53	
N	0.300	0.310	7.62	7.87	
S	0.220	0.240	5.59	6.10	
٧	0.182	0.194	4.62	4.93	

STYLE 1:

PIN 1. Vout
2. GROUND
3. V∞
4. V1
5. V2
6. Vex

CASE 867E-03 ISSUE D UNIBODY PACKAGE




- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	1.080	1.120	27.43	28.45
В	0.740	0.760	18.80	19.30
С	0.630	0.650	16.00	16.51
D	0.027	0.033	0.68	0.84
E	0.160	0.180	4.06	4.57
F	0.048	0.064	1.22	1.63
G	0.100	BSC	2.54 BSC	
J	0.014	0.016	0.36	0.41
K	0.220	0.240	5.59	6.10
N	0.070	0.080	1.78	2.03
Р	0.150	0.160	3.81	4.06
Q	0.150	0.160	3.81	4.06
R	0.440	0.460	11.18	11.68
S	0.695	0.725	17.65	18.42
U	0.840	0.860	21.34	21.84
٧	0.182	0.194	4.62	4.93

STYLE 1:
PIN 1. Vout
2. GROUND
3. Vcc
4. V1
5. V2
6. Vex

CASE 867F-03 ISSUE D UNIBODY PACKAGE



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHAI		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	: 98ASA99255D	REV: A
8 LD SNSR, DUAL	PORT	CASE NUMBER	2: 1351–01	27 JUL 2005
		STANDARD: NO	N-JEDEC	

PAGE 1 OF 2

CASE 1351-01 ISSUE A SMALL OUTLINE PACKAGE

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PPROTRUSIONS. MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 PER SIDE.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 MAXIMUM.


STYLE 1:		STYLE 2:	
PIN 1:	GND	PIN 1:	N/C
PIN 2:	+Vou t	PIN 2:	٧s
PIN 3:	٧s	PIN 3:	GND
PIN 4:	−Vout	PIN 4:	Vout
PIN 5:	N/C	PIN 5:	N/C
PIN 6:	N/C	PIN 6:	N/C
PIN 7:	N/C	PIN 7:	N/C
PIN 8:	N/C	PIN 8:	N/C

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO): 98ASA99255D	REV: A
8 LD SNSR, DUAL	PORT	CASE NUMBER	R: 1351–01	27 JUL 2005
		STANDARD: NO	N-JEDEC	

PAGE 2 OF 2

CASE 1351-01 ISSUE A SMALL OUTLINE PACKAGE

MPX5010



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	DOCUMENT 1	10: 98ASA99303D	REV: B
8 LD SOP, SIDE PO	ORT CASE NUMBE	R: 1369-01	24 MAY 2005
,	STANDARD: 1	ION-JEDEC	

PAGE 1 OF 2

CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE

MPX5010

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- △ DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PPROTRUSIONS.

 MOLD FLASH AND PROTRUSIONS SHALL NOT EXCEED .006 (0.152) PER SIDE.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 (0.203) MAXIMUM.

	INCHES		MILLIMETERS			I	NCHES	MI	LLIMETERS
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
Α	. 300	. 330	7. 11	7. 62	θ	0°	7°	0°	7 °
A 1	. 002	. 010	0. 05	0. 25	_				
b	. 038	. 042	0. 96	1. 07	_				
D	. 465	. 485	11. 81	12. 32	_				
E	. 717	7 BSC	18	. 21 BSC	_				
E1	. 465	. 485	11. 81	12. 32	_				
e	. 100) BSC	2.	54 BSC	-				
F	. 245	. 255	6. 22	6. 47	-				
K	. 120	. 130	3. 05	3. 30	-				
L	. 061	. 071	1. 55	1. 80	_				
М	. 270	. 290	6. 86	7. 36	_				
N	. 080	. 090	2. 03	2. 28	_				
Р	. 009	. 011	0. 23	0. 28	_				
Т	. 115	. 125	2. 92	3. 17	_				
	FREESCALE SE	MICONDUCTOR,	INC			T. 7.15	DDINE VED	CTON N	0.7. 70. 0041.5
		HTS RESERVED.	1110.	MECHANICA	L OU	ILINE	PRINI VER	SION NO	OT TO SCALE
TITLE:				DOC	JMENT NO): 98ASA99303	3D	REV: B	
8 LD SOP, SIDE PORT				CASE NUMBER: 1369-01 24 MAY 2005				24 MAY 2005	
	,				STAI	NDARD: NO	N-JEDEC		

PAGE 2 OF 2

CASE 1369-01 ISSUE B SMALL OUTLINE PACKAGE

MPX5010

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007. All rights reserved.



MPX5010 Rev. 11 01/2007