

PBSS5350D

50 V, 3 A PNP low VCEsat (BISS) transistor Rev. 5 — 23 March 2011

Product data sheet

Product profile 1.

1.1 General description

PNP low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a small SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

NPN complement: PBSS4350D

1.2 Features and benefits

- Low collector-emitter saturation voltage V_{CEsat}
- High current capability
- High efficiency due to less heat generation
- AEC-Q101 qualified
- Smaller Printed-Circuit Board (PCB) area than for conventional transistors

1.3 Applications

- Supply line switching circuits
- Battery management applications
- DC-to-DC conversion

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	-50	V
I _C	collector current		-	-	-3	Α
I _{CM}	peak collector current		-	-	-5	Α
R _{CEsat}	collector-emitter saturation resistance	I_C = -2 A; I_B = -200 mA; pulsed; $t_p \le 300 \ \mu s; \ \delta \le 0.02 ;$ T_{amb} = 25 °C	-	120	150	mΩ



50 V, 3 A PNP low VCEsat (BISS) transistor

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	С	collector	D. D. D.	4.0.5.0
2	С	collector	<u> </u>	1, 2, 5, 6
3	В	base		3 —
4	Е	emitter	1 1 2 3	
5	С	collector	SOT457 (TSOP6)	4 sym030
6	С	collector		-

3. Ordering information

Table 3. Ordering information

Type number	Package			
	Name	Description	Version	
PBSS5350D	TSOP6	plastic surface-mounted package (TSOP6); 6 leads	SOT457	

4. Marking

Table 4. Marking codes

Type number	Marking code ^[1]
PBSS5350D	53

[1] % = placeholder for manufacturing site code

50 V, 3 A PNP low VCEsat (BISS) transistor

5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CBO}	collector-base voltage	open emitter		-	-60	V
V_{CEO}	collector-emitter voltage	open base		-	-50	V
V_{EBO}	emitter-base voltage	open collector		-	-6	V
I _C	collector current			-	-3	Α
I _{CM}	peak collector current			-	-5	Α
I _{BM}	peak base current			-	-1	Α
P _{tot}	total power dissipation	T _{amb} ≤ 25 °C	<u>[1]</u>	-	600	mW
			[2]	-	750	mW
		$T_{amb} \le 25$ °C; pulsed; $t_p \le 50$ ms; $\delta \le 0.5$	[2]	-	1200	mW
Tj	junction temperature			-	150	°C
T _{amb}	ambient temperature			-65	150	°C
T _{stg}	storage temperature			-65	150	°C

^[1] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated, mounting pad for collector 1 cm².

6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
un() a)	thermal resistance	in free air	<u>[1]</u>	-	-	208	K/W
	from junction to ambient		[2]	-	-	160	K/W
	ambient	in free air; pulsed; $t_p \le 50$ ms; $\delta \le 0.5$	[2]	-	-	100	K/W

^[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 1 cm².

^[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².

^[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².


50 V, 3 A PNP low VCEsat (BISS) transistor

7. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{CBO}	collector-base cut-off	$V_{CB} = -50 \text{ V}; I_{E} = 0 \text{ A}; T_{amb} = 25 \text{ °C}$	-	-	-100	nΑ
	current	V _{CB} = -50 V; I _E = 0 A; T _j = 150 °C	-	-	-50	μΑ
I _{EBO}	emitter-base cut-off current	$V_{EB} = -5 \text{ V}; I_{C} = 0 \text{ A}; T_{amb} = 25 \text{ °C}$	-	-	-100	nA
h _{FE}	DC current gain	V_{CE} = -2 V; I_{C} = -500 mA; T_{amb} = 25 °C	200	-	-	
		V_{CE} = -2 V; I_{C} = -1 A; pulsed; $t_{p} \le 300 \text{ µs}; \delta \le 0.02 ; T_{amb}$ = 25 °C	200	-	-	
		V_{CE} = -2 V; I_{C} = -2 A; pulsed; $t_{p} \le 300 \text{ µs}; \delta \le 0.02 ; T_{amb}$ = 25 °C	100	-	-	
OLSat	collector-emitter saturation voltage	I_C = -500 mA; I_B = -50 mA; T_{amb} = 25 °C	-	-	-100	mV
		$I_C = -1 \text{ A}; I_B = -50 \text{ mA}; T_{amb} = 25 \text{ °C}$	-	-	-180	mV
		$I_C = -2 \text{ A}$; $I_B = -200 \text{ mA}$; pulsed;	-	-	-300	mV
R _{CEsat}	collector-emitter saturation resistance	$t_p \le 300 \text{ μs}; \delta \le 0.02; T_{amb} = 25 \text{ °C}$	-	120	150	mΩ
V_{BEsat}	base-emitter saturation voltage		-	-	-1.2	V
V_{BEon}	base-emitter turn-on voltage	$V_{CE} = -2 \text{ V; } I_{C} = -1 \text{ A; pulsed;}$ $t_{p} \le 300 \text{ µs; } \delta \le 0.02 \text{ ; } T_{amb} = 25 \text{ °C}$	-	-	-1.1	V
f _T	transition frequency	V_{CE} = -5 V; I_{C} = -100 mA; f = 100 MHz; T_{amb} = 25 °C	100	-	-	MHz
C _c	collector capacitance	$V_{CB} = -10 \text{ V}; I_E = 0 \text{ A}; i_e = 0 \text{ A};$ f = 1 MHz; $T_{amb} = 25 \text{ °C}$	-	-	40	pF

50 V, 3 A PNP low VCEsat (BISS) transistor



 $V_{CE} = -2 V$

(1) $T_{amb} = 150 \, ^{\circ}C$

(2) $T_{amb} = 25 \, ^{\circ}C$

(3) $T_{amb} = -55$ °C

Fig 1. DC current gain as a function of collector current; typical values




Fig 2. Collector current as a function of collector-emitter voltage; typical values





Fig 3. Collector current as a function of collector-emitter voltage; typical values



 $V_{CE} = -2 V$


(1) $T_{amb} = -55 \, ^{\circ}C$

(2) $T_{amb} = 25 \, ^{\circ}C$

(3) $T_{amb} = 150 \, ^{\circ}C$

Fig 4. Base-emitter voltage as a function of collector current; typical values

50 V, 3 A PNP low VCEsat (BISS) transistor




$$I_{\rm C}/I_{\rm B} = 10$$

(1)
$$T_{amb} = -55$$
 °C

(3)
$$T_{amb} = 150 \, ^{\circ}C$$

Fig 5. Base-emitter saturation voltage as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 10$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25 \, ^{\circ}C$$

(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 6. Collector-emitter saturation voltage as a function of collector current; typical values



$$I_{\rm C}/I_{\rm B} = 20$$

(1)
$$T_{amb} = 150 \, ^{\circ}C$$

(2)
$$T_{amb} = 25$$
 °C


(3)
$$T_{amb} = -55 \, ^{\circ}C$$

Fig 7. Collector-emitter saturation resistance as a function of collector current; typical values

Package outline

Plastic surface-mounted package (TSOP6); 6 leads

SOT457




-05-11-07 SOT457 SC-74 06-03-16

Fig 8. Package outline SOT457 (TSOP6)

PBSS5350D

50 V, 3 A PNP low VCEsat (BISS) transistor

9. Soldering



50 V, 3 A PNP low VCEsat (BISS) transistor

10. Revision history

Table 8. Revision history

	•					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
PBSS5350D v.5	20110323	Product data sheet	-	PBSS5350D v.4		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guid of NXP Semiconductors. 					
	 Legal texts have 	ave been adapted to the new	company name where	appropriate.		
	1 "Product p	rofile": updated.				
	 Figures <u>2</u> an 	d 3: updated.				
	 5 "Limiting value 	alues": P _{tot} updated.				
	• 6 "Thermal o	characteristics": updated.				
	<u>8 "Package outline"</u> : updated.					
	• <u>9 "Soldering"</u> : added.					
	 11 "Legal inf 	ormation": updated.				
PBSS5350D v.4	20011113	Product specification	-	PBSS5350D v.3		
PBSS5350D v.3	20010713	Product specification	-	PBSS5350D v.2		
PBSS5350D v.2	20010126	Product specification	-	PBSS5350D v.1		
PBSS5350D v.1	20000308	Product specification	-	-		
-						

50 V, 3 A PNP low VCEsat (BISS) transistor

11. Legal information

11.1 Data sheet status

Document status [1] [2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

11.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

11.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective

PBSS5350D

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

50 V, 3 A PNP low VCEsat (BISS) transistor

agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

11.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and **HD Radio** logo — are trademarks of iBiquity Digital Corporation.

12. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PBSS5350D NXP Semiconductors

50 V, 3 A PNP low VCEsat (BISS) transistor

13. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Marking2
5	Limiting values3
6	Thermal characteristics
7	Characteristics4
8	Package outline
9	Soldering8
10	Revision history9
11	Legal information10
11.1	Data sheet status
11.2	Definitions10
11.3	Disclaimers
11.4	Trademarks11
12	Contact information11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.