# **PNP General Purpose and NPN Bias Resistor Transistor Combination**

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Available in 8 mm, 7 inch/3000 Unit Tape and Reel
- ESD Rating Human Body Model: Class 1B
  - Machine Model: Class B

#### MAXIMUM RATINGS

 $(T_A$  = 25°C unless otherwise noted, common for  $Q_1$  and  $Q_2)$ 

Rating	Symbol	<b>Q</b> <sub>1</sub>	Q <sub>2</sub>	Unit
Collector-Emitter Voltage	V <sub>CEO</sub>	-50	50	Vdc
Collector-Base Voltage	V <sub>CBO</sub>	-50	50	Vdc
Emitter-Base Voltage	V <sub>EBO</sub>	-6.0	5.0	Vdc
Collector Current – Continuous	Ι <sub>C</sub>	-150	150	mAdc


#### THERMAL CHARACTERISTICS

Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	P <sub>D</sub>	187 (Note 1) 256 (Note 2) 1.5 (Note 1)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	R <sub>θJA</sub>	2.0 (Note 2) 670 (Note 1) 490 (Note 2)	°C/W
Characteristic (Both Junctions Heated)	Symbol	Мах	Unit
Total Device Dissipation $T_A = 25^{\circ}C$ Derate above $25^{\circ}C$	P <sub>D</sub>	250 (Note 1) 385 (Note 2) 2.0 (Note 1) 3.0 (Note 2)	mW mW/°C
Thermal Resistance – Junction-to-Ambient	$R_{\thetaJA}$	493 (Note 1) 325 (Note 2)	°C/W
Thermal Resistance – Junction-to-Lead	$R_{ extsf{ heta}JL}$	188 (Note 1) 208 (Note 2)	°C/W
Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C



# **ON Semiconductor**<sup>®</sup>

http://onsemi.com





SOT-363 CASE 419B STYLE 1

### MARKING DIAGRAM



71 = Specific Device Code <sup>d</sup> = Date Code

## ORDERING INFORMATION

Device Package		Shipping		
NSTB60BDW1T1	SOT-363	3000/Tape & Reel		

1. FR-4 @ Minimum Pad

2. FR-4 @ 1.0 x 1.0 inch Pad


© Semiconductor Components Industries, LLC, 2002 June, 2002 – Rev. 2

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Q <sub>1</sub>					
Collector-Base Breakdown Voltage ( $I_C = -50 \ \mu Adc$ , $I_E = 0$ )	V <sub>(BR)CBO</sub>	-50	-	-	Vdc
Collector-Emitter Breakdown Voltage $(I_C = -1.0 \text{ mAdc}, I_B = 0)$	V <sub>(BR)CEO</sub>	-50	-	-	Vdc
Emitter–Base Breakdown Voltage ( $I_E = -50 \ \mu Adc$ , $I_E = 0$ )	V <sub>(BR)EBO</sub>	-6.0	-	-	Vdc
Collector–Base Cutoff Current ( $V_{CB} = -50$ Vdc, $I_E = 0$ )	I <sub>CBO</sub>	-	-	-0.1	μΑ
Emitter–Base Cutoff Current ( $V_{EB} = -6.0$ Vdc, $I_B = 0$ )	I <sub>EBO</sub>	-	-	-0.1	μΑ
Collector-Emitter Saturation Voltage $(I_C = -50 \text{ mAdc}, I_B = -5.0 \text{ mAdc})$ (Note 3)	V <sub>CE(sat)</sub>	-	_	-0.5	Vdc
DC Current Gain ( $V_{CE} = -10$ V, $I_C = -5.0$ mA) (Note 3)	h <sub>FE</sub>	120	-	560	-
Transition Frequency $(V_{CE} = -12 \text{ Vdc}, I_C = -2.0 \text{ mAdc}, f = 100 \text{ MHz})$	f <sub>T</sub>	-	140	-	MHz
Output Capacitance ( $V_{CB} = -12$ Vdc, $I_E = 0$ Adc, $f = 1.0$ MHz)	C <sub>OB</sub>	-	3.5	-	pF
Q <sub>2</sub>					
Collector-Base Breakdown Voltage (I <sub>C</sub> = 50 $\mu$ A, I <sub>E</sub> = 0)	V <sub>(BR)CBO</sub>	50	-	-	Vdc
Collector-Emitter Breakdown Voltage ( $I_C = 1.0 \text{ mA}, I_B = 0$ ) (Note 3)	V <sub>(BR)CEO</sub>	50	-	-	Vdc
Collector–Base Cutoff Current (V <sub>CB</sub> = 50 V, $I_E = 0$ )	I <sub>CBO</sub>	-	-	100	nAdc
Collector–Emitter Cutoff Current ( $V_{CE} = 50 \text{ V}, I_B = 0$ )	I <sub>CEO</sub>	-	-	500	nAdc
Emitter–Base Cutoff Current ( $V_{EB} = 6.0 \text{ V}, I_C = 0$ )	I <sub>EBO</sub>	-	-	0.13	mAdc
Collector-Emitter Saturation Voltage ( $I_C = 10 \text{ mA}, I_B = 5.0 \text{ mA}$ ) (Note 3)	V <sub>CE(sat)</sub>	-	-	0.25	Vdc
DC Current Gain ( $V_{CE}$ = 10 V, $I_C$ = 5.0 mA) (Note 3)	h <sub>FE</sub>	80	-	-	
Output Voltage (on) (V_{CC} = 5.0 V, V_B = 4.0 V, R_L = 1.0 k\Omega) (Note 3)	V <sub>OL</sub>	-	-	0.2	Vdc
Output Voltage (off) (V_{CC} = 5.0 V, V_B = 0.25 V, R_L = 1.0 k\Omega) (Note 3)	V <sub>ОН</sub>	4.9	-	-	Vdc
Input Resistor (Note 3)	R1	15.4	22	28.6	kΩ
Resistor Ratio (Note 3)	R2/R1	1.70	2.13	2.55	

3. Pulse Test: Pulse Width < 300  $\mu$ s, Duty Cycle < 2.0%

#### **Typical Electrical Characteristics – PNP Transistor**



#### **Typical Electrical Characteristics – NPN Transistor**





Figure 11. Input Voltage versus Output Current

# INFORMATION FOR USING THE SOT-363 SURFACE MOUNT PACKAGE MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



#### SOT-363 POWER DISSIPATION

The power dissipation of the SOT–363 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT–363 package,  $P_D$  can be calculated as follows:

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 256 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{490^{\circ}C/W} = 256 \text{ milliwatts}$$

The 490°C/W for the SOT–363 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 256 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–363 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad<sup>®</sup>. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

#### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

#### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

#### **TYPICAL SOLDER HEATING PROFILE**

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 7 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the component may be up to 30 degrees cooler than the adjacent solder joints.






Figure 12. Typical Solder Heating Profile

#### PACKAGE DIMENSIONS

SOT-363 CASE 419B-02 ISSUE J



н



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026 BSC		0.65 BSC	
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
Κ	0.004	0.012	0.10	0.30
Ν	0.008 REF		0.20 REF	
S	0.079	0.087	2.00	2.20

STYLE 1: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2

Thermal Clad is a registered trademark of the Bergquist Company.

**ON Semiconductor** and **W** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.