


Vishay Semiconductors

Phase Control Thyristors (Stud Version), 80 A



TO-209AC (TO-94)

PRODUCT SUMMARY	
I _{T(AV)}	80 A

FEATURES

- Hermetic glass-metal seal
- International standard case TO-209AC (TO-94)
- Compliant to RoHS directive 2002/95/EC
- Designed and qualified for industrial level

TYPICAL APPLICATIONS

- DC motor controls
- Controlled DC power supplies
- AC controllers

MAJOR RATINGS	AND CHARACTERISTICS		
PARAMETER	TEST CONDITIONS	VALUES	UNITS
		80	А
I _{T(AV)}	T _C	85	°C
I _{T(RMS)}		125	
1	50 Hz	1900	А
I _{TSM}	60 Hz	1990	
l ² t	50 Hz	18	kA ² s
1-1	60 Hz	16	KA-S
V _{DRM} /V _{RRM}		400 to 1200	V
t _q	Typical	110	μs
TJ		- 40 to 125	۵°

ELECTRICAL SPECIFICATIONS

VOLTAGE RATINGS V_{DRM}/V_{RRM}, MAXIMUM V_{RSM}, MAXIMUM NON-REPETITIVE I_{DRM}/I_{RRM} MAXIMUM VOLTAGE **REPETITIVE PEAK AND** TYPE NUMBER PEAK VOLTAGE AT T_J = 125 °C CODE **OFF-STATE VOLTAGE** mA v v 400 40 500 80RIA 80 800 900 15 81RIA 120 1200 1300

Document Number: 94392 Revision: 17-Sep-10

Vishay Semiconductors

Phase Control Thyristors (Stud Version), 80 A



ABSOLUTE MAXIMUM RATINGS	5					
PARAMETER	SYMBOL		TEST CON	DITIONS	VALUES	UNITS
Maximum average on-state current	I _{T(AV)}	180° condu	ction, half sine w	121/2	80	А
at case temperature	T(AV)			ave	85	°C
Maximum RMS on-state current	I _{T(RMS)}	DC at 75 °C	case temperatu	ire	125	
		t = 10 ms	No voltage		1900	
Maximum peak, one-cycle		t = 8.3 ms	reapplied		1990	А
non-repetitive surge current	I _{TSM}	t = 10 ms	100 % V _{RRM}		1600	
		t = 8.3 ms	reapplied	Sinusoidal half wave,	1675	
		t = 10 ms	Navakana	initial $T_J = T_J$ maximum	18	
Manufacture 12t for function	l ² t	t = 8.3 ms	No voltage		16	kA ² s
Maximum I ² t for fusing	1 - 1	t = 10 ms	100 % V _{RRM}		12.7	KA-S
		t = 8.3 ms	reapplied		11.7	
Maximum I ² \sqrt{t} for fusing	l²√t	t = 0.1 ms to	o 10 ms, no volta	age reapplied	180.5	kA²√s
Low level value of threshold voltage	V _{T(TO)1}	(16.7 % x π	x I _{T(AV)} < I < π x	I _{T(AV)}), T _J = T _J maximum	0.99	v
High level value of threshold voltage	V _{T(TO)2}	$(I > \pi \times I_{T(AV)})$), T _J = T _J maxim	um	1.13	v
Low level value of on-state slope resistance	r _{t1}	(16.7 % x π	$x I_{T(AV)} < I < \pi x$	I _{T(AV)}), T _J = T _J maximum	2.29	
High level value of on-state slope resistance	r _{t2}	$(I > \pi \times I_{T(AV)})$), T _J = T _J maxim	um	1.84	mΩ
Maximum on-state voltage	V _{TM}	I _{pk} = 250 A,	$T_{J} = 25 \ ^{\circ}C, t_{p} =$	10 ms sine pulse	1.60	V
Maximum holding current	Ι _Η	т об ос	anada ayanlı 10		200	mA
Typical latching current	١L	$1_{\rm J} = 25^{\circ} \rm C, 3$	anoue supply 12	2 V resistive load	400	ШA

SWITCHING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum non-repetitive rate of rise of turned-on current	dl/dt	T_J = 125 °C, V _d = Rated V _{DRM} , I _{TM} = 2 x dl/dt snubber 0.2 μF, 15 Ω, gate pulse: 20 V, 65 Ω, t _p = 6 μs, t _r = 0.5 μs Per JEDEC standard RS-397, 5.2.2.6.	300	A/µs
Typical delay time	t _d	Gate pulse: 10 V, 15 Ω source, t _p = 6 µs, t _r = 0.1 µs, V _d = Rated V _{DRM} , I _{TM} = 50 Adc, T _J = 25 °C	1	
Typical turn-off time	tq	$I_{TM} = 50$ A, $T_J = T_J$ maximum, dl/dt = - 5 A/μs, $V_R = 50$ V, dV/dt = 20 V/μs, gate bias: 0 V 25 Ω, $t_p = 500$ μs	110	μs

BLOCKING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum critical rate of rise of of of of of of of off-state voltage	dV/dt	T_J = 125 °C exponential to 67 % rated V _{DRM}	500	V/µs
Maximum peak reverse and off-state leakage current	I _{RRM} , I _{DRM}	$T_J = 125 \text{ °C} \text{ rated } V_{DRM}/V_{RRM} \text{ applied}$	15	mA

www.vishay.com 2



Phase Control Thyristors (Stud Version), 80 A

Vishay Semiconductors

TRIGGERING					
PARAMETER	SYMBOL		TEST CONDITIONS	VALUES	UNITS
Maximum peak gate power	P _{GM}	$T_J = T_J$ maximum,	$t_p \le 5 \text{ ms}$	12	w
Maximum average gate power	P _{G(AV)}	$T_J = T_J maximum$	f = 50 Hz, d% = 50	3	vv
Maximum peak positive gate current	I _{GM}			3	А
Maximum peak positive gate voltage	+ V _{GM}	$T_J = T_J maximum$	t _p ≤ 5 ms	20	v
Maximum peak negative gate voltage	- V _{GM}			10	v
		T _J = - 40 °C		270	
Maximum DC gate current required to trigger	I _{GT}	T _J = 25 °C	Maximum required gate trigger/	120	mA
		T _J = 125 °C	current/voltage are the lowest value	60	
		T _J = - 40 °C	which will trigger all units 6 V anode	3.5	
Maximum DC gate voltage required to trigger	V _{GT}	T _J = 25 °C	to cathode applied	2.5	V
		T _J = 125 °C		1.5	
DC gate current not to trigger	I _{GD}	T. T. manimum	Maximum gate current/voltage not to trigger is the maximum value which	6	mA
DC gate voltage not to trigger	V _{GD}	$T_J = T_J maximum$	will not trigger any unit with rated V _{DRM} anode to cathode applied	0.25	V

THERMAL AND MECHANICAL	SPECIFIC	ATIONS		
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum operating junction temperature range	TJ		- 40 to 125	°C
Maximum storage temperature range	T _{Stg}		- 40 to 150	
Maximum thermal resistance, junction to case	R _{thJC}	DC operation	0.30	K/W
Maximum thermal resistance, case to heatsink	R _{thCS}	Mounting surface, smooth, flat and greased	0.1	rv vv
Mounting torque + 10.0/		Non-lubricated threads	15.5 (137)	N⋅m
Mounting torque, ± 10 %		Lubricated threads	14 (120)	(lbf · in)
Approximate weight			130	g
Case style		See dimensions - link at the end of datasheet	TO-209AC	(TO-94)

Vishay Semiconductors


Phase Control Thyristors (Stud Version), 80 A



$\Delta \mathbf{R}_{thJC}$ CONDUCTIO	N			
CONDUCTION ANGLE	SINUSOIDAL CONDUCTION	RECTANGULAR CONDUCTION	TEST CONDITIONS	UNITS
180°	0.042	0.030		
120°	0.050	0.052		
90°	0.064	0.070	$T_J = T_J maximum$	K/W
60°	0.095	0.100		
30°	0.164	0.165		

Note

• The table above shows the increment of thermal resistance R_{thJC} when devices operate at different conduction angles than DC



VW

5 KW

Fig. 3 - On-State Power Loss Characteristics

25

50

75

Maximum Allowable Ambient Temperature (°C)

100

125

80 RIA Series

Т_Ј = 125°С

30


20

10 0


0

10 20 30 40 50 60 70 80

Average On-state Current (A)



0




onduction Period

80 RIA Series

= 125°C Ţ





90

60°

30

RMSLimit

120

100 80


60

40

20

0 0

Fig. 5 - Maximum Non-Repetitive Surge Current



125

Fig. 6 - Maximum Non-Repetitive Surge Current





Fig. 7 - On-State Voltage Drop Characteristics


For technical questions within your region, please contact one of the following: DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com

Vishay Semiconductors

Phase Control Thyristors (Stud Version), 80 A







ORDERING INFORMATION TABLE

1 2 3 4 5 6 1 - I _{TAV} x 10 A 2 - 0 = Eyelet terminals (gate and a end end a end end end a end a end end a end a end end a end
6 - Lead (Pb)-free

www.vishay.com 6

For technical questions within your region, please contact one of the following: DiodesAmericas@vishay.com, DiodesAsia@vishay.com, DiodesEurope@vishay.com Document Number: 94392 Revision: 17-Sep-10



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.