N-channel TrenchMOS SiliconMAX standard level FET

Rev. 02 — 1 March 2010

**Product data sheet** 

### 1. Product profile

### 1.1 General description

SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

### 1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Suitable for high frequency applications due to fast switching characteristics

Switched-mode power supplies

### **1.3 Applications**

- Computer motherboards
- DC-to-DC convertors

### 1.4 Quick reference data

#### Table 1. **Quick reference** Symbol Parameter Conditions Unit Min Тур Max $T_i \ge 25 \text{ °C}; T_i \le 150 \text{ °C}$ V<sub>DS</sub> drain-source voltage 150 V -drain current $T_{sp} = 80 \ ^{\circ}C;$ 3.5 А $I_D$ -\_ see Figure 1 and 3 T<sub>sp</sub> = 80 °C; see Figure 2 total power W P<sub>tot</sub> \_ \_ 3.5 dissipation **Dynamic characteristics** 17 nC Q<sub>GD</sub> gate-drain charge $V_{GS} = 10 \text{ V}; I_D = 4.1 \text{ A};$ 12 -V<sub>DS</sub> = 75 V; T<sub>j</sub> = 25 °C; see Figure 11 **Static characteristics** $V_{GS} = 10 \text{ V}; I_D = 3.5 \text{ A};$ 67 85 R<sub>DSon</sub> drain-source mΩ \_ T<sub>i</sub> = 25 °C; on-state resistance see Figure 9 and 10



### N-channel TrenchMOS SiliconMAX standard level FET

### 2. Pinning information

PinSymbolDescriptionSimplified outlineGraphic symbol1Ssource2Ssource3Ssource4Ggate5Ddrain6Ddrain7Ddrain8Ddrain	Table 2.	Pinning	information		
2Ssource3Ssource4Ggate5Ddrain6Ddrain7Ddrain	Pin	Symbol	Description	Simplified outline	Graphic symbol
2Ssource3Ssource4Ggate5Ddrain6Ddrain7Ddrain	1	S	source		-
4     G     gate       5     D     drain       6     D     drain       7     D     drain	2	S	source		
4       G       gate         5       D       drain         6       D       drain         7       D       drain	3	S	source		
SolutionSolution6Ddrain7Ddrain	4	G	gate		
7 D drain	5	D	drain		mbb076 Ś
	6	D	drain	SOT96-1 (SO8)	
8 D drain	7	D	drain		
	8	D	drain		

### 3. Ordering information

#### Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PSMN085-150K	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1


N-channel TrenchMOS SiliconMAX standard level FET

### 4. Limiting values

#### Table 4. Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 150 °C	-	150	V
V <sub>GS</sub>	gate-source voltage		-20	20	V
I <sub>D</sub>	drain current	$T_{sp} = 80 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 1}} \text{ and } \frac{3}{\text{Figure 1}}$	-	3.5	А
I <sub>DM</sub>	peak drain current	$T_{sp} = 25 \text{ °C}; t_p \le 10 \mu\text{s}; \text{ pulsed}; \text{ see } \frac{\text{Figure } 3}{10 \mu\text{s}}$	-	40	А
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 80 °C; see <u>Figure 2</u>	-	3.5	W
T <sub>stg</sub>	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C
Source-dr	ain diode				
I <sub>S</sub>	source current	T <sub>sp</sub> = 80 °C	-	3.1	А
I <sub>SM</sub>	peak source current	$T_{sp} = 25 \text{ °C}; t_p \le 10  \mu s; \text{ pulsed}$	-	40	А



# **PSMN085-150K**


#### N-channel TrenchMOS SiliconMAX standard level FET



### 5. Thermal characteristics

#### Table 5.Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point	mounted on a metal clad substrate; see Figure 4	-	-	20	K/W




N-channel TrenchMOS SiliconMAX standard level FET

### 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	aracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C$	150	180	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see <u>Figure 8</u>	-	-	6	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 8</u>	2	-	4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 150 \text{ °C};$ see <u>Figure 8</u>	1.2	-	-	V
DSS	drain leakage current	$V_{DS}$ = 120 V; $V_{GS}$ = 0 V; $T_j$ = 25 °C	-	-	1	μA
		$V_{DS}$ = 150 V; $V_{GS}$ = 0 V; $T_j$ = 150 °C	-	-	0.5	mA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 20 \text{ V};  V_{DS} = 0 \text{ V};  T_j = 25 ^{\circ}\text{C}$	-	-	100	nA
		$V_{GS}$ = -20 V; $V_{DS}$ = 0 V; $T_j$ = 25 °C	-	-	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 3.5 A; T <sub>j</sub> = 150 °C; see <u>Figure 9</u> and <u>10</u>	-	161	204	mΩ
		$V_{GS}$ = 10 V; I <sub>D</sub> = 3.5 A; T <sub>j</sub> = 25 °C; see <u>Figure 9</u> and <u>10</u>	-	67	85	mΩ
Dynamic	characteristics					
Q <sub>G(tot)</sub>	total gate charge	$I_D = 4.1 \text{ A}; V_{DS} = 75 \text{ V}; V_{GS} = 10 \text{ V};$	-	40	-	nC
Q <sub>GS</sub>	gate-source charge	T <sub>j</sub> = 25 °C; see <u>Figure 11</u>	-	4	-	nC
Q <sub>GD</sub>	gate-drain charge		-	12	17	nC
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	1310	-	pF
C <sub>oss</sub>	output capacitance	$T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{12}$	-	170	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	80	-	pF
d(on)	turn-on delay time	$V_{DS} = 75 \text{ V}; \text{ R}_L = 75 \ \Omega; \text{ V}_{GS} = 10 \text{ V};$	-	13	30	ns
r	rise time	$R_{G(ext)} = 6 \Omega; T_j = 25 \text{ °C}; I_D = 1 \text{ A}$	-	17	30	ns
t <sub>d(off)</sub>	turn-off delay time		-	52	80	ns
t <sub>f</sub>	fall time		-	30	45	ns
9 <sub>fs</sub>	transfer conductance	V <sub>DS</sub> = 15 V; I <sub>D</sub> = 4.1 A; T <sub>j</sub> = 25 °C; see <u>Figure 13</u>	-	14	-	S
Source-d	rain diode					
V <sub>SD</sub>	source-drain voltage	$I_S$ = 2.3 A; $V_{GS}$ = 0 V; $T_j$ = 0 °C; see <u>Figure 14</u>	-	0.7	1.1	V
t <sub>rr</sub>	reverse recovery time	$I_{S} = 4.1 \text{ A}; \text{ dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	100	-	ns
Qr	recovered charge	V <sub>DS</sub> = 25 V; T <sub>j</sub> = 25 °C	-	0.36	-	μC


#### N-channel TrenchMOS SiliconMAX standard level FET



PSMN085-150K\_2


# **PSMN085-150K**

#### N-channel TrenchMOS SiliconMAX standard level FET



# **PSMN085-150K**

N-channel TrenchMOS SiliconMAX standard level FET



# **PSMN085-150K**

N-channel TrenchMOS SiliconMAX standard level FET

### 7. Package outline

				- <b>p</b>			ls; bo		<u>un 5</u> .	<u> </u>								SOTS
				7 y					c			- E				) A		
			8				5											
				pin 1 ir	dex					$\begin{array}{c c} & & \\ A_2 \\ & A_1 \\ \hline & & \downarrow \end{array}$				(A <sub>3</sub> )	A J			
				/														
			ŀ	<u>⊮</u>		H				ŧ					θ			
			1				4  4  €	→ w (M)		ł		detail	- L		θ			
			-     -				4 ↓4 ↓€ pp	<b>₩</b> (M)	2.5  scale	<b>↑</b>	5 mm		- L		θ			
	Α		nension	s are de		om the	0 origina	ll mm di	scale		] 				θ		7(1)	Α
UNIT	A max.	nch dir A <sub>1</sub> 0.25	_	s are de	erived fr		0 		scale imensic	• • • • • • • • • • • • • • • • • • •	L		- L	V V	θ •	<b>y</b>	Z <sup>(1)</sup> 0.7	θ
UNIT mm	A max. 1.75	A <sub>1</sub> 0.25 0.10 0.010	mension: A <sub>2</sub> 1.45 1.25 0.057	s are de A <sub>3</sub> 0.25	<b>b</b> <sub>p</sub> 0.49 0.36 0.019	rom the c 0.25 0.19 0.0100	0 origina D(1) 5.0 4.8 0.20	<b>1 mm d</b> <b>E<sup>(2)</sup></b> 4.0 3.8 0.16	imensic e 1.27	H <sub>E</sub> 6.2 5.8 0.244	L 1.05	Lp 1.0 0.4 0.039	Q 0.7 0.6 0.028	0.25	0.25	0.1	0.7 0.3 0.028	θ 8° 0°
UNIT mm inches	A max.	<b>A</b> <sub>1</sub> 0.25 0.10	mension: A <sub>2</sub> 1.45 1.25 0.057	s are de	<b>b</b> <sub>p</sub> 0.49 0.36 0.019	om the c 0.25 0.19	0 origina D(1) 5.0 4.8 0.20	I mm di E <sup>(2)</sup> 4.0 3.8	scale imensic	H <sub>E</sub> 6.2 5.8	L	Lp 1.0 0.4	Q 0.7 0.6			-	0.7 0.3	8°
UNIT mm inches Notes	A max. 1.75 0.069	A <sub>1</sub> 0.25 0.10 0.010 0.004	mension: A <sub>2</sub> 1.45 1.25 0.057	s are de A <sub>3</sub> 0.25 0.01 0.15 m	<b>b</b> <sub>p</sub> 0.49 0.36 0.019 0.014 m (0.006	<b>c</b> 0.25 0.19 0.0100 0.0075	0 origina D(1) 5.0 4.8 0.20 0.19 haximur	<b>I mm d</b> <b>E(2)</b> 4.0 3.8 0.16 0.15 n per sid	imensic e 1.27 0.05 de are n	H <sub>E</sub> 6.2 5.8 0.244 0.228 ot includ	L 1.05 0.041 ed.	Lp 1.0 0.4 0.039	Q 0.7 0.6 0.028	0.25	0.25	0.1	0.7 0.3 0.028	8°
UNIT mm inches Notes I. Plastic 2. Plastic	A max. 1.75 0.069 c or met c or met	A <sub>1</sub> 0.25 0.10 0.010 0.004	A2           1.45           1.25           0.057           0.049           usions of	s are de A <sub>3</sub> 0.25 0.01 0.15 m	<b>b</b> <sub>p</sub> 0.49 0.36 0.019 0.014 m (0.006	<b>c</b> 0.25 0.19 0.0100 0.0075	0 origina D(1) 5.0 4.8 0.20 0.19 haximum	<b>I mm d</b> <b>E(2)</b> 4.0 3.8 0.16 0.15 n per sid	imensic imensic e 1.27 0.05 de are n e are no	H <sub>E</sub> 6.2 5.8 0.244 0.228 ot includ	L 1.05 0.041 ed.	Lp 1.0 0.4 0.039	Q 0.7 0.6 0.028 0.024	0.25 0.01 EURO	0.25 0.01 PEAN	0.1	0.7 0.3 0.028 0.012	8° 0°
UNIT mm inches Notes I. Plastic 2. Plastic	A max. 1.75 0.069 c or met	A <sub>1</sub> 0.25 0.10 0.010 0.004	Mensions A2 1.45 1.25 0.057 0.049 usions of usions of	s are de A <sub>3</sub> 0.25 0.01 0.15 m	<b>b</b> <sub>p</sub> 0.49 0.36 0.019 0.014 m (0.006	<b>c</b> 0.25 0.19 0.0100 0.0075	0 origina D(1) 5.0 4.8 0.20 0.19 naximum REFEI	<b>I mm d</b> <b>E(2)</b> 4.0 3.8 0.16 0.15 n per side	imensic imensic e 1.27 0.05 de are n e are no	H <sub>E</sub> 6.2 5.8 0.244 0.228 ot includ	L 1.05 0.041 ed.	Lp 1.0 0.4 0.039	Q 0.7 0.6 0.028 0.024	0.25	0.25 0.01 PEAN	0.1	0.7 0.3 0.028	8° 0°

#### F

All information provided in this document is subject to legal disclaimers.

PSMN085-150K\_2

### N-channel TrenchMOS SiliconMAX standard level FET

### 8. Revision history

Table 7. Revision h	istory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PSMN085_150K_2	20100301	Product data sheet	-	PSMN085_150K-01
Modifications:		at of this data sheet has b of NXP Semiconductors	•	y with the new identity
	<ul> <li>Legal text</li> </ul>	s have been adapted to t	he new company name v	vhere appropriate.
PSMN085_150K-01 (9397 750 07898)	20010116	Product specification	-	-

N-channel TrenchMOS SiliconMAX standard level FET

### 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PSMN085-150K\_2

#### N-channel TrenchMOS SiliconMAX standard level FET

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

### **10. Contact information**

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

N-channel TrenchMOS SiliconMAX standard level FET

### **11. Contents**

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics4
6	Characteristics5
7	Package outline9
8	Revision history10
9	Legal information11
9.1	Data sheet status11
9.2	Definitions11
9.3	Disclaimers
9.4	Trademarks12
10	Contact information12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 March 2010 Document identifier: PSMN085-150K\_2