Freescale Semiconductor Technical Data

Document Number: MRF5S9100 Rev. 4, 5/2006

MRF5S9100MR1

MRF5S9100MBR1

880 MHz. 20 W AVG., 26 V

SINGLE N-CDMA

LATERAL N-CHANNEL

RF POWER MOSFETs

Replaced by MRF5S9100NR1/NBR1. There are no form, fit or function changes with this part replacement. N suffix added to part number to indicate transition to lead-free terminations.

RF Power Field Effect Transistors N-Channel Enhancement-Mode Lateral MOSFETs

Designed for broadband commercial and industrial applications with frequencies up to 1000 MHz. The high gain and broadband performance of these devices make them ideal for large-signal, common-source amplifier applications in 26 volt base station equipment.

- Typical Single-Carrier N-CDMA Performance @ 880 MHz, V_{DD} = 26 Volts, I_{DQ} = 950 mA, P_{out} = 20 Watts Avg., IS-95 CDMA (Pilot, Sync, Paging, Traffic Codes 8 Through 13) Channel Bandwidth = 1.2288 MHz. PAR =
 0.8 dB @ 0.01% Probability on CCDE
- 9.8 dB @ 0.01% Probability on CCDF. Power Gain — 19.5 dB Drain Efficiency — 28% ACPR @ 750 kHz Offset — -46.8 dBc @ 30 kHz Bandwidth
- Capable of Handling 10:1 VSWR, @ 26 Vdc, 880 MHz, 100 Watts CW Output Power
- Characterized with Series Equivalent Large-Signal Impedance Parameters
- Internally Matched for Ease of Use
- Qualified Up to a Maximum of 32 V_{DD} Operation
- Integrated ESD Protection
- 200°C Capable Plastic Package
- In Tape and Reel. R1 Suffix = 500 Units per 44 mm, 13 inch Reel.



FORMAT



Table 1. Maximum Ratings

| Rating | Symbol | Value | Unit |
|---|------------------|--------------|-----------|
| Drain-Source Voltage | V _{DSS} | - 0.5, +68 | Vdc |
| Gate-Source Voltage | V _{GS} | - 0.5, +15 | Vdc |
| Total Device Dissipation @ T _C = 25°C Derate above 25°C | P _D | 336 1.92 | W W/°C |
| Storage Temperature Range | T _{stg} | - 65 to +150 | °C |
| Operating Junction Temperature | TJ | 200 | °C |

Table 2. Thermal Characteristics

| Characteristic | Symbol | Value ^(1,2) | Unit |
|--------------------------------------|-----------------|------------------------|------|
| Thermal Resistance, Junction to Case | $R_{\theta JC}$ | | °C/W |
| Case Temperature 80°C, 20 W CW | | 0.52 | |

1. MTTF calculator available at http://www.freescale.com/rf. Select Tools/Software/Application Software/Calculators to access the MTTF calculators by product.

2. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers.* Go to <u>http://www.freescale.com/rf</u>. Select Documentation/Application Notes - AN1955.

NOTE - **CAUTION** - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

© Freescale Semiconductor, Inc., 2006. All rights reserved.



Table 3. ESD Protection Characteristics


| Test Conditions | | | Class | | | | |
|---|-----------------------------|----------------------------|--------------|--------|------|--|--|
| Human Body Model (per JESD22-A114) | | | 1C (Minimum) | | | | |
| Machine Model (per EIA/JESD22-A115) | IA/JESD22-A115) A (Minimum) | | | nimum) | | | |
| Charge Device Model (per JESD22-C101) | | IV (Minimum) | | | | | |
| able 4. Moisture Sensitivity Level | | | | | | | |
| Test Methodology | Rating | g Package Peak Temperature | | | | | |
| Per JESD 22-A113, IPC/JEDEC J-STD-020 | 3 | 260 | | | °C | | |
| Table 5. Electrical Characteristics ($T_C = 25^{\circ}C$ unless otherwi | se noted) | | | | | | |
| Characteristic | Symbol | Min Typ Max | | | Unit | | |
| Off Characteristics | · | | | | | | |
| Zero Gate Voltage Drain Leakage Current | I _{DSS} | _ | _ | 10 | μAdc | | |
| $(V_{DS} = 68 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ | | | | | | | |
| $(V_{DS} = 68 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ Zero Gate Voltage Drain Leakage Current $(V_{DS} = 26 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ | I _{DSS} | | | 1 | μAdc | | |

| On Characteristics | | | | | |
|---|---------------------|---|------|-----|-----|
| Gate Threshold Voltage (V_{DS} = 10 Vdc, I_D = 400 μ A) | V _{GS(th)} | 2 | 2.8 | 3.5 | Vdc |
| Gate Quiescent Voltage (V _{DS} = 26 Vdc, I _D = 950 mAdc) | V _{GS(Q)} | — | 3.7 | _ | Vdc |
| Drain-Source On-Voltage (V _{GS} = 10 Vdc, I _D = 2.0 Adc) | V _{DS(on)} | — | 0.21 | 0.3 | Vdc |
| Forward Transconductance (V _{DS} = 10 Vdc, I _D = 6 Adc) | 9fs | — | 7 | _ | S |
| Dynamic Characteristics ⁽¹⁾ | | | | | |
| Output Capacitance (V _{DS} = 26 Vdc \pm 30 mV(rms)ac @ 1 MHz, V _{GS} = 0 Vdc) | C _{oss} | _ | 70 | — | pF |
| Reverse Transfer Capacitance (V_{DS} = 26 Vdc \pm 30 mV(rms)ac @ 1 MHz, V_{GS} = 0 Vdc) | C _{rss} | — | 2.2 | — | pF |

Functional Tests (In Freescale Test Fixture, 50 ohm system) V_{DD} = 26 Vdc, I_{DQ} = 950 mA, P_{out} = 20 W Avg. N-CDMA, f = 880 MHz, Single - Carrier N - CDMA, 1.2288 MHz Channel Bandwidth Carrier. ACPR measured in 30 kHz Bandwidth @ ±750 kHz Offset. PAR = 9.8 dB @ 0.01% Probability on CCDF

| Power Gain | G _{ps} | 18 | 19.5 | — | dB |
|------------------------------|-----------------|----|-------|-----|-----|
| Drain Efficiency | η_D | 26 | 28 | _ | % |
| Adjacent Channel Power Ratio | ACPR | — | -46.8 | -45 | dBc |
| Input Return Loss | IRL | — | -19 | -9 | dB |

1. Part is internally input matched.



Z8

Z9

Z10

Z12

Z13

Z14

PCB

0.163" x 0.620" Microstrip

0.238" x 0.620" Microstrip

0.077" x 0.620" Microstrip

0.381" x 0.220" Microstrip

0.114" x 0.220" Microstrip

1.052" x 0.080" Microstrip

Arlon GX0300, 0.030", $\epsilon_r = 2.55$

Z1, Z15

Z6, Z11

Z2

Z3

Z4

Z5

Ζ7

| Eiguro 1 | MDE5C0100MD1/ME | 3R1) Test Circuit Schematic |
|----------|-----------------|-----------------------------|
| | | Shill lear chould schemalic |

Table 6. MRF5S9100MR1(MBR1) Test Circuit Component Designations and Values

0.200" x 0.080" Microstrip

0.105" x 0.080" Microstrip

0.954" x 0.080" Microstrip

0.115" x 0.220" Microstrip


0.375" x 0.220" Microstrip

0.152" x 0.620" Microstrip

0.200" x 0.220" x 0.620" Taper

| Part | Description | Part Number | Manufacturer |
|---------------|--|-----------------|----------------------|
| B1 | Ferrite Bead, Surface Mount | 2743019447 | Fair-Rite |
| C1, C12, C18 | 18 pF Chip Capacitors | 100B180JP 500X | ATC |
| C2 | 0.6-4.5 pF Variable Capacitor, Gigatrim | 27271SL | Johanson Dielectrics |
| C3, C11 | 0.8-8.0 pF Variable Capacitors, Gigatrim | 27291SL | Johanson Dielectrics |
| C4 | 6.2 pF Chip Capacitor | 100B6R2JP 500X | ATC |
| C5, C6 | 12 pF Chip Capacitors | 100B120JP 500X | ATC |
| C7, C8 | 11 pF Chip Capacitors | 100B110JP 500X | ATC |
| C9, C10 | 5.1 pF Chip Capacitors | 100B5R1JP 500X | ATC |
| C13 | 470 μF, 63 V Electrolytic Capacitor | NACZF471M63V | Nippon |
| C14, C15 | 22 μF, 50 V Tantalum Capacitors | T491X226K035AS | Kemet |
| C16, C17, C19 | 0.56 µF, 50 V Chip Capacitors | C1825C564J5GAC | Kemet |
| C20, C21 | 47 μF, 16 V Tantalum Capacitors | T491D4T6K016AS | Kemet |
| C22 | 100 μF, 50 V Electrolytic Capacitor | 515D107M050BB6A | Multicomp |
| L1 | 7.15 nH Inductor | 1606-7 | CoilCraft |
| L2 | 22 nH Inductor | B07T-5 | CoilCraft |


ORMATION




Freescale has begun the transition of marking Printed Circuit Boards (PCBs) with the Freescale Semiconductor signature/logo. PCBs may have either Motorola or Freescale markings during the transition period. These changes will have no impact on form, fit or function of the current product.

Figure 2. MRF5S9100MR1(MBR1) Test Circuit Component Layout


TYPICAL CHARACTERISTICS















gure 6. Third Order Intermodulation Distortion versus Output Power

MRF5S9100MR1 MRF5S9100MBR1

TYPICAL CHARACTERISTICS




ARCHIVE INFORMATION

Figure 11. MTTF Factor versus Junction Temperature

MTTF factor by I_D² for MTTF in a particular application.

MRF5S9100MR1 MRF5S9100MBR1







Figure 12. Series Equivalent Source and Load Impedance

PACKAGE DIMENSIONS



MRF5S9100MR1 MRF5S9100MBR1


NOTES:


- NOTES:

 CONTROLLING DIMENSION: INCH.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
 DATUM PLANE '+- IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
 DIMENSIONS 'D' AND ''E1' DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS 'D' AND ''E1' DO INCLUDE MOLD MISMATCH AND ARE DETER-MINED AT DATUM PLANE -H-.
 DIMENSION ''b1' DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE ''b1' DIMENSION AT MAXIMUM MATERIAL CONDITION.
 DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-.
 DIMENSION 2A APPLIES WITHIN ZONE ''J' ONLY.
 HATCHING REPRESENTS THE EXPOSED AREA OF THE HEAT SLUG.

| | INC | HES | MILLIMETERS | | |
|-----|---------|----------|-------------|-------|--|
| DIM | MIN MAX | | MIN | MAX | |
| Α | .100 | .104 | 2.54 | 2.64 | |
| A1 | .039 | .043 | 0.99 | 1.09 | |
| A2 | .040 | .042 | 1.02 | 1.07 | |
| D | .712 | .720 | 18.08 | 18.29 | |
| D1 | .688 | .692 | 17.48 | 17.58 | |
| D2 | .011 | .019 | 0.28 | 0.48 | |
| D3 | .600 | | 15.24 | | |
| Е | .551 | .559 | 14 | 14.2 | |
| E1 | .353 | .357 | 8.97 | 9.07 | |
| E2 | .132 | .140 | 3.35 | 3.56 | |
| E3 | .124 | .132 | 3.15 | 3.35 | |
| E4 | .270 | | 6.86 | | |
| E5 | .346 | .350 | 8.79 | 8.89 | |
| F | .025 | .025 BSC | | BSC | |
| b1 | .164 | .170 | 4.17 | 4.32 | |
| c1 | .007 | .011 | 0.18 | 0.28 | |
| е | .106 | BSC | 2.69 | BSC | |
| aaa | .0 | 04 | 0. | 10 | |

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. GATE 5. SOURCE





| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NO | T TO SCALE | |
|---|--------------------|--------------------------------|------------|--|
| TITLE: | DOCUMENT NO |): 98ASA10575D | REV: D | |
| TO-272 4 LEAD, WIDE BOD | CASE NUMBER | CASE NUMBER: 1484–04 05 APR 20 | | |
| | STANDARD: NO | N-JEDEC | | |

MRF5S9100MR1 MRF5S9100MBR1

NOTES:

- 1. CONTROLLING DIMENSION: INCH
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DATUM PLANE H IS LOCATED AT THE TOP OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE TOP OF THE PARTING LINE.
- 4. DIMENSIONS "D" AND "E1" DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .006 PER SIDE. DIMENSIONS "D" AND "E1" DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- 5. DIMENSIONS "b1" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .005 TOTAL IN EXCESS OF THE "b1" DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 6. DATUM A AND B TO BE DETERMINED AT DATUM PLANE H.
- 7. DIMENSION A2 APPLIES WITHIN ZONE "J" ONLY.
- 8. HATCHING REPRESENTS EXPOSED AREA OF THE HEAT SLUG. HATCHED AREA SHOWN IS ON THE SAME PLANE.

STYLE 1: PIN 1 – DRAIN PIN 2 – DRAIN PIN 3 – GATE PIN 4 – GATE PIN 5 – SOURCE

| | IN | СН | MI | LLIMETER | | | INCH | М | ILLIMETER |
|--------|--|-------------------|-----------|----------|---------------------|------------|----------------|------------|-------------|
| DIM | MIN | MAX | MIN | MAX | DIM | MIN | MAX | MIN | MAX |
| A | .100 | .104 | 2.54 | 2.64 | b1 | .164 | .170 | 4.17 | 4.32 |
| A1 | .039 | .043 | 0.99 | 1.09 | c1 | .007 | .011 | .18 | .28 |
| A2 | .040 | .042 | 1.02 | 1.07 | r1 | .063 | .068 | 1.60 |) 1.73 |
| D | .928 | .932 | 23.57 | 23.67 | е | .1 | 06 BSC | 2 | 2.69 BSC |
| D1 | .810 | BSC | 20 | 0.57 BSC | e1 | .239 | INFO ONLY | 6.07 | ' INFO ONLY |
| D2 | .600 | | 15.24 | | aaa | | .004 | | .10 |
| E | .551 | .559 | 14 | 14.2 | | | | | |
| E1 | .353 | .357 | 8.97 | 9.07 | | | | | |
| E2 | .270 | | 6.86 | | | | | | |
| E3 | .346 | .350 | 8.79 | 8.89 | | | | | |
| F | .025 | BSC | 0 | .64 BSC | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| © F | REESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | | MECHANICA | L OUT | LINE | PRINT VERS | SION NO | T TO SCALE | |
| TITLE: | | TO 0 | 10 | | DOCU | MENT NO |): 98ASA10575I | C | REV: D |
| | 1 1 | TO-27 EAD WIDI | _ | Υ | CASE | NUMBER | : 1484–04 | | 05 APR 2006 |
| | 4 LI | | | | STANDARD: NON-JEDEC | | | | |

How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed: Freescale Semiconductor

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



Document Number: MRF5S9100 Rev. 4, 5/2006